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Abstract 
Fuel Cell (FC) power generation for tand-alon applications such as resid ntial 
power supply, building power generation (for hospitals, office buildings, chool 
and airports), and portable pow r supply have the potential to meet high en rgy 
tandards comprising high conversion efficiency low emission and qui t operation. 
The strong interaction between th load, power conditioning stage, and FC sy t m 
makes the design and coordinated operation a remarkable challenge in stand-alone 
applications. In this thesis a detail d d cription of a high-performance FC pow r 
conversion system is presented. Key aspects such as power extraction, effici n , 
dynamic response, monitoring and power quality are addressed as part of thi work. 
An advanced isolat d de-de power converter topology and control scheme is pro-
posed to address minimization of power losses and switching stres in the entire rang 
of operation of the system. Architectural and control asp cts (dynamic behavior) f 
the generation system are investigat d at the system level with th objective of r -
clueing the effect of low frequency ripple current in the FC. The concept of swinging 
bus is introduced and characterized to absorb the inverter ripple current. A nov 1 
control strategy bas d on curved witching surfaces is investigated to control th in-
verter stage, producing high quality output power while rejecting the fluctuations 
in the swinging bus. In addition, an innovative feature is incorporated to perf rm 
on-line monitoring and diagnosis of th FC stack. This critical component bas d on 
frequency response analysis is r quired to realize a fully functional system and has 
not be n addr ssed in previous F power conversion systems. 
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Chapter 1 
Introduction and Literature 
Review 
Fuel Cells (FC) are pow r sources that convert electrochemical energy into electri al 
and thermal energy in a clean and efficient manner. Fuel cells have the potential to 
meet a new generation of energy standards comprising low cost, high efficiency, low 
emission, quiet operation, as well as ensure energy availability for the future. A basic 
FC arrangement is like a battery consisting of anode and cathode electrodes linked 
by electrolyte. However, unlike batteries, FCs can operate continuou ly while they 
are externally fed with fuel. As a result of a chemical reaction at the anode, electrons 
are generated. The electrons circulate externally through th desired electrical load 
towards the cathode, producing work. The maximum theoretical potential generated 
by a single FC i 1.23V ( erds voltage). However, due to several parasitic effects the 
practical output voltage of a single FC lies below 1 V. As most applications require a 
greater voltage, several single FCs can be connected in series to form a FC stack. 
FC stacks provide unregulated DC output voltage at their output terminals that 
change with the loading conditions. In order to integrate a FC system and the 
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application, a power management or power conditioning system is requir d. A power 
electronics conv rter is used to adjust th unregulated output voltag of th FC to 
meet the requirements of the specific application. 
1.1 Fuel Cell Systems 
Different types of FCs are currently under development and can be classified into thr e 
groups by their operating temperature: Solid Oxide Fuel Cell (SOFC) and Molten 
Carbonate Fuel Cell (MCFC) belong to t he high temperature category (1000°C and 
650°C respectively) and can be fuelled by methane, propane, butane, natural gas, 
and gases from coal in the case of MCFC; Phosphoric Acid Fuel Cell (PAFC) op rate 
in a range of medium temperatures (150-200°C) and are tolerant to carbon monoxid 
impurities in the hydrogen fuel; and Direct Methanol Fuel Cell (DMFC) operated 
with methanol and water, Proton Exchange Membrane Fuel Cell (PEMFC) fuelled 
by high-purity hydrogen, and recent developments in Alkaline Fuel ell (AFC, also 
operated with hydrogen) belong to the low temperature group, wit h operating tem-
peratures of 80°C, 50-100°C, and 25-70°C respectively [1, 2]. 
FCs can be used in a wide range of transportation, stationary power generation, 
and portable power applications [2, 3] . Application of FC in automotive power trains 
has been receiving more attention in recent years [4]. Even though commercial ve-
hicles powered by FCs are not yet available, the major automotive compani s in 
partnership with FC producers are developing and testing FC cars. Moreover, som 
existing FC pilot projects in public transportation have proven the advantages of 
this concept [5]. Recent substantial improvements in PEMFC put this technology 
ahead of the other types of FCs for transportation as well as small power gen ration 
applications. The main advantages of PEMFC are high power density, no moving 
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Figur 1.1: Conceptual block diagram of a fuel cell sy tern. 
parts, and water a a by-product. PEMFCs are also being tested in golf carts, scoot-
ers, underwater vehicles and light airplanes [6- 8]. The stationary power generation 
egrnent includes utility power plants, building power generation (for hospitals, office 
buildings, schools, and airports) , and low power residential applications [9, 10]. Th 
FC systems describ d above require auxiliary equipment in order to operate in addi-
tion to the FC stack: fuel rnanag rnent, air management, thermal management, and 
water management [1, 2] as indicat din Fig. 1.1. These subsystems are designed to 
meet specific requirements for each FC technology and application. Hydrogen FCs 
primarily fuell d with hydrocarbons also require a fuel processor /r former conversion 
stage. The fuel management subsy tern includes pipes, tank, and pressure regulators 
to control fuel at the anode inlet. The air subsystem provides air/ oxygen supply 
management in the cathode. An air blower can be used for low pressure suppl . 
However, since high pressur air supply improves the overall performance of F s, 
an air compressor is desirable. A liquid coolant or water circuit that interconn ct 
the FC stack to th h at exchanger (or radiator) provides thermal management to 
control the temperature of th FC stack. Th water manag ment system involv · 
water removal from exhaust gas, storage, and reutilization for humidification of th 
reactant. In addition, if a reformer is u ed, water is also supplied to this stage. 
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Since FC stacks provide unregulated de output voltage, a power conditioning stage 
is required between the FC and the load. A power electronics converter is connected 
to the output terminals of the FC to adjust the unregulated de output voltage tom t 
the requirements of the specific application [11]. The interaction between the load, 
power converter, and FC system presents a number of technical problems which mu t 
be addressed during the design stages. In fact, as discussed in this work, integrated 
ontrol strategies for the FC system and power converter are required to ensure good 
performance in the FC system while complying with the load demands. This is one 
of the key challenges addressed in this work. 
1.1.1 The Fuel Cell in Steady State Operation 
The previous section provided a brief description of the existing FC technologi s and 
the subsystems of a FC generation system. This section introduces the static and dy-
namic behavior of PEMFC and DMFC (both polymer-electrolyte FC) under different 
operating conditions, providing the basis for successful design of the FC control and 
power conditioning stages. Each subsystem shown in Fig. 1.1 controls the factors that 
govern the behavior of the FC system. For example, in a PEMFC, four input flows 
are basically manipulated: hydrogen supply to the anode, air/oxygen supply to the 
cathode, water/air to the coolant channels and water supply to the humidifier [12]. 
As well, the electrical load connected to the FC determines its output current, which 
is also an important parameter. Finally, the FC temperature, which is significant 
parameter, is controlled by a simple on/off air blower or more sophisticated coolant 
variable flow. 
The factors that mainly contribute to th PEMFC output voltage behavior are 
hydrogen partial pressure (supplied to the anode), air/oxygen partial pressure (sup-
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plied to the cathode), and operating temperature (coolant chann ls) [1, 12, 13] . In 
addition, th output current of the PEMFC greatly affects the output voltage and 
hence its output power. Interaction between parameters exist, that is, a change in 
one param ter on the output voltage may be dependent on the s tting of the other 
parameters, revealing that FC systems are in nature non-linear multivariate systems 
[14] . 
PEMFCs can be operated in different power regions. The low power region pro-
vides excellent fficiency in the FC and low efficiency in th ubsystems [15]. As 
the output power increases the efficiency of the FC is reduced and the efficiency of 
the additional equipm nt shows improv ment. From a utilization point of view, the 
PEMFC should be operated in the medium power region, wher th combined ef-
ficien y of the FC and additional equipment is still acceptabl . How v r , the high 
power region provides a better cost per k W and power density figure, which is a key 
consideration for applications where space is limited. 
In a DMFC, the factors that mainly contribute to its output voltage behavior are 
fuel (methanol concentration), fuel flow rate (supplied to the anode), air/ oxygen flow 
rate (supplied to the cathode), and operating temperature [1] . As w 11, the system 
output current is a significant factor that affects the output voltage and hence its 
output power. To better illustrate this behavior, a set of experiments were performed 
using a laboratory single DMFC [16]. Figure 1.2 shows a family of polarization curves 
(voltage versus current) of a 5.3cm2 electrode area DMFC under different operating 
conditions. The figure shows how the output voltage and power availability of th 
FC is modified by the operating conditions (e.g., operating temp ratur , oxygen flow 
rate, and output current using a fixed m t hanol concentration) . When the voltage 
and power curves presented in Fig. 1. 2 are plotted as a function of the electrode 
current density, the results can be ext nded to bigger electrode ar a and cells in 
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Figure 1.2: Steady state characteristic of a Direct !!ethanol Fu l Cell. a) Polarization 
curve and b) Output power characteristic. 
series (stacks). 
It is interesting to note how the output voltage of this typical DMFC is greatly 
affected by its operating temperature and output current (fuel and oxygen flow rates 
are close to optimal in this case). This results in a significant change of the available 
output power as depicted in Fig. 1.2(b). The following can be concluded from the e 
steady state figures: In order to obtain a desired output power it is first necessary 
to modify the operating conditions. For example, to extract 200m W the operating 
temperature must be at least 45°C as shown in Fig. 1.2(b). It should be pointed out 
that the transit ion from a given polarization curve to another through variation in 
operating conditions is very slow. The main reasons for this behavior are the high 
heat capa ity of the cell , and the slow mass transport processes in the flow fields 
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and electrode (fuel distribution in the flow channels and lectrodes assembly )[17, 
18]. Hence, a fast dynamic response of this power sour e should not be expected . 
However , a dynamic behavior of the FC exist s when th output current changes for 
fixed operating condition. 
1.1.2 Electric Circuit Model of the Fuel Cell 
A comprehcnsiv r view of the many models developed for F s has been presented in 
the li teratur [19]. Th electrical b havior of polymer-electrolytes FC can be mod-
elled in terms of the equivalent cir uit shown in Fig. 1.3 [1 ]. What follows i a 
d script iou of the basic features needed to understand t he electrical characteristics of 
t he FC. 
In Fig. 1.3, the electrochemical and thermal behavior of the FC is modeled us-
ing the following components: E is the equivalent internal potential or open circuit 
out pu t voltage. For a DMFC, the theoretical voltage (E) in Fig. 1.4 is given as a 
function of the methanol and oxygen feed concentrations by th ernst quation [1]. 
The theoretically predict ed value lies around 1.2V for a singl 11. However , typi-
cally, t he practical open circuit out put voltage remains below 0. V, and the voltag 
drops furt her as current is drawn from th cell. Eo is standard r f rene potential at 
1 AT 1 and 25°. f E is a non-lin ar potent ial associated to chemical reactant varia-
tions and fuel/ oxidant delay and is a function of the cell internal t mperature and 
the ou tput current. In this mod 1, the a tivation voltage drop VAct(T) corresponds to 
the activation of t he anode and cathod , which depends primarily on th c ll t emp r-
a ture, the catalyst effectiveness, and the active areas of the el t rodes. Th effect of 
the outpu t mrent associated with the activation voltag drop is modelled by R Act· 
Rohmic represents the voltage drop due to t he resistanc of t h electrodes (electron ) 
7 
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Figure 1.4: Simplifi d equivalent model of the F\lCl ell. 
and membran (protons). The con entration voltage drop reflect · th d creases in th 
concentrati n of th reactants within the electrodes, for xampl m thanol at th 
anod and oxygen at the cathode in a DMFC. This is includ din th model as Rconc· 
Finally, the thermodynamic blo k r presents the slow thermal dynamic behavior of 
the FC as a fun tion of ambient temperature, output current, output voltage, and 
internal potential. 
As can be n in Fig. 1.3, th model shows an intri at non-lin ar d penden 
on temperatur and reactants behavior. evertheless, wh nth F i operated with 
fixed op rating conditions (i.e., fixed temperature, fuel cone ntration and air flow) , 
the mod 1 f Fig. 1.3 can be signifi antly simplified using the ir uit in Fig. 1.4. 
The everal factors that cau e voltage drop or irreversibility namely activation 
losses (Tafel equation) fuel cro sov r and orrosion int rnal urrents ohmic lo s, 
and mass transport are conceptually represented in a simple g n ral equation (1.1) 
[1]. The influence of these factors result in th FC polarization (voltage v . curr nt). 
Vo = E - 6:. Vohmic - 6:. VAct - 6:. Vrrans ( 1.1) 
The second term in (1.1), D:.Vohmic, represents the voltage drop du to th lectrod s 
and membrane resistance. The third term of the equation, 6:. VAct, correspond t 
the activation of the anode and cathode. Finally, 6:. Vrrans is du to decreases in th 
concentrations of the reactants. 
In the quivalent circuit shown m Fig. 1.4 the ohmic loss is r pr s nt d b 
Rohmic, while the activation and mass transport losses are combined as Ra· Although 
Ra exhibits a complex dependen e on the current drawn from the cell, it an b 
considered as approximately constant under medium and high loading condition . 
The electrodes capacitance C, known as the double layer capacitance, a ts in parallel 
with Ra· The double layer capacitance is a characteristi of any interface betw en 
an electron conducting phase and an ion conducting phase. It arises from the fa t 
that (in the absence of a Faradaic process) charge cannot cross the interface when 
the potential across it is changed (20]. As will be seen, the key component for its 
dynamic behavior is the large capacitance (C) of the cell. 
The action of th cell capacitan e in conjunction with 6:. VAct and 6:. Vrr-ans is de-
cribed using Kirchhoff's current law as follows: 
d ( 6:. VAct + 6:. Vrrans) . 1 6:. VAct + 6:. Vrrans 
dt = 2°C- RaG (1.2) 
wher io is the FC output current, and Ra is a non-linear resistor that produc s both 
6:. VAct and 6:. Vrrans drops during steady state op ration. 
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For a given set of operating conditions (i.e., specified temperature, fu 1 con entra-
tion and air flow), the parameters in the model will remain approximately constant, 
except for Ra at low current densities. A change in the op rating onditions produ es 
a change in the values of the model parameters. 
1.1.3 The Dynamic Behavior of the Fuel Cell 
This section describes the dynamic behavior of a polymer-el ctrolyte FC, focusing on 
the aspects that are relevant to stationary power conditioning. Two main charact r-
istic behaviors are discuss d , namely power availability and pow r reduction du - to 
ripple current for fixed operating conditions. 
It has been shown in Section 1.1.1 that the steady state behavior of a polym r-
electrolyte FC with fixed op rating conditions can be repr sented with a non-lin ar 
polarization curve (v-i characteristic) . If the operating conditions are modifi d , a 
new polarization curve is obtained. As indicated in Section 1.1.1 , this change in th 
polarization curve occurs very slowly du to the high heat capacity of the cell and 
slow mass transport processes in the flow fields and el ctrodes. A fast dynamic be-
havior, however, takes place when the operating conditions are fixed and the output 
current changes. The objective of this section is to explain th transient behavior 
of the FC system under differ nt loading conditions. The following analysis provid s 
the foundation for successful coordination between the FC system and power condi-
tioning stage, an important consid ration that forms the basis for the dev lopm nt of 
innovative techniques in this work. Two experiments, namely power steps and ripple 
current were specifically perform d to explain the unusual behavior of the FC. Th 
experiments described in this ection address a subject that is of interest to the pow r 
electronics community [17]. 
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Figure 1.5: The dynamic response of the DMFC to a series of power steps: a) v-i plot 
and b) time domain plot. 
A test of constant power steps was performed with the objective of demonstrating 
that polymer-electrolyte FC can cope with sudden power demands within its power 
limits. Figure 1.5 shows the experimental results obtained for this series of power 
steps in v-i and time domain plots respectively. The bold line of the v-i plot of Fig. 
1.5 represents the steady state polarization curve. The dashed curves on the v-i plot 
correspond to the operating point trajectories or dynamic paths for the series of power 
steps (52.4mW, 86.0mW, and 104.5mW). 
Two important points can be highlighted from this experiment: 1) The FC is 
able to adjust its output current instantaneously to match the power demand, and 2) 
the operation point (OP) can depart significantly from the steady state polarization 
curve during transients. Considering the equivalent circuit shown in Fig. 1.4, it can 
be seen that the output voltage transient of the FC is influenced by the charging and 
discharging of the cell's double layer capacitance, C. 
Ripple current on the de power source, in this case the FC power system, is 
inherent to single-phase and three-phase inverters. For single-phase inverters, the 
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v-i plot and b) FC power extraction with ripple current as a p rcentage of th power 
extraction without ripple. 
fundamental frequency of the ripple is double the line frequency. The behavior of 
commercial FC und r 120Hz current ripple has been evaluat d and its impact on the 
FC is a topic under investigation [21- 23]. Experimental results demonstrating the 
current ripple effect are presented in Fig. 1.6(a), which shows that the extracted cur-
r nt has a de operating point of 325mA sup rimposed with 25Hz and 400Hz ripple 
current. As can be seen in this v-i plot, the trajectory of the operating point has 
a hysteresis behavior. The hysteresis behavior, which denote a phase difference be-
tween the voltage and current, is associated with the double lay r capacitor. As the 
frequency increases (i.e. 400Hz), the hysteresis is reduced and the power extraction 
mcreas s. 
The power extraction for different current ripple amplitudes and frequencies as 
a percentage of the power without ripple is presented in Fig. 1.6(b ). The test was 
performed for amplitudes of 10%, 30% and 50% of the de operating point (325mA). 
The curves how the decrease in power extraction when the amplitude of the ripple 
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mcrea . An increase in the frequency of the current ripple h lps to increas th 
power extra tion. Similar effects have been reported for hydrogen fuell d FCs [21]. 
For simplicity and accuracy, t he experimental t ts were performed u ing a 
small laboratory polymer-electrolyte FC setup with methanol as fuel. Thes r ults 
and con lusions ar valid for larger electrode areas and stacks where the current lev l 
and voltage are expected to increas . Having demonstrat d th pow r availability 
nature of polymer-electrolyte FC syst ems and how it is affected by ripple current, 
this work develops a control scheme that eliminates or minimiz s the ripple current 
generat d b the power conditioning st age. 
1.2 Fuel cell power conditioning 
Fu 1 c ll stacks are low-voltage high-current power systems that provide unregulated 
de output voltage. Typical loads in the segment of st ationary low power generation are 
home applianc s lights, electronics apparatus, and heating/ cooling systems, which 
normally require 120/ 220V at 60/ 50Hz. In order to comply with this requirem nt, 
the low de voltag produced by the FC needs to be increas d and th n conv rt d 
into alternat current using an inverter. A conceptual block diagram of a FC power 
conditioning sy t em is depicted in Fig. 1. 7, illustrating some of the possible configu-
rations. Galvanic isolation from th main power source is generally recommended for 
enhanced safety and can be obtained by either using a high fr qu ncy transformer in 
the de-de conv rter or a line frequency t ransformer in th inverter stage [11] . 
A high frequency transformer provides a significant cor size re luction at t he ex-
pense of a mor omplex de-de power stage (i.e. full-bridge). On the other hand, a 
line frequency transformer substantially increases the magnetic or size and w ight 
of the inv r ter tage. Systems based on line frequency transformers, including fer-
13 
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Figure 1. 7: Some possible configurations for FC power condit ioning systems. 
roresonant inverters, are extremely rugged and reliable due to the low ompon nt 
count. N v rthcles~ , their excessive weight makes them unsuitabl for residential and 
commercial stationary applications. The bat tery pack shown in Fig. 1. 7 is employ d 
to supply peak load demands (i.e. mot ors during start up) or higher t han average 
power consumption during peak hours. As can be noted in Fig. 1. 7( a) and Fig. 
1.7(b) , the battery pack can be included in the low voltage side (de-de input side). 
For this scheme, the excess peak power is supplied by the battery pack and circu-
lates through the de-de converter. Hence, the de-de convert r has to be designed to 
support full peak load capacity. When several batteries are conn cted in s ri to 
the high voltag side (inverter de link) , t he de-de converter only handles th pow r 
coming from the F (Fig. 1.7(c) and Fig. 1.7(d) ). During normal operation , th F 
provides nergy to supply both the inverter output and charge the bat tery pack . 
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Figure 1.8: Fuel cell power converter based on a controlled voltage doubler [24]. 
1. 2.1 State-of-the-art Power Converter Topologies 
This section describe· the relevant power converter topologies reported in the li ter-
ature that may be employed for FC stationary applications. The key featur s and 
drawback of the proposed topologies are discussed with a view to ident ify the main 
challenges in the area of FC power conversion. 
A fuel cell power converter based on a controlled voltage doubler is in trod uc d in 
[24] . This converter uses phase shift to control the power flow through the de-de tage 
which supplies 400V to split-phase invert er as shown in Fig. 1.8 The main advan-
tage of this design is that filtering is eliminated in the de-de converter side. Instead, 
the transformer leakage inductance is used as a key parameter to control power flow 
through the transformer. A battery pack is attached to the high voltage de link as 
an energy storage system. The main drawbacks of this interesting topology with low 
component count are low efficiency [25], undesired low current ripple reflection on the 
FC, and reduced battery lifetime (due to low frequency ripple current on the high 
voltage de link) . Since a battery pack is connected to the high voltage de link, line 
frequency ripple current constantly circulates through the battery, affecting its life 
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Battery 
: Fuel eel( · .-------- de-de converter .---- Inverter --+ 
Figure 1.9: Fuel cell power onv Iter based on pu h-pull topology [26]. 
time. Charging the battery pack using constant current , constant voltage cycl do s 
not seem to be an option with the prop d scheme. Finally, the invert r tag i 
constructed with three legs in which on 1 g i · hared with the doubler while working 
as neutral phas . 
A fuel cell inv rt r with DSP control ba 'ed on a push-pull de-de converter is hown 
in Fig. 1.9 [26] . This system features low co t, low components count, and state of 
the art DSP control. Like the pr viou de cription, a battery bank is also includ d 
on the inv rter d link with inductor in s ries to limit the ffect of ripple urr nt 
on the batterie . Again the batt ri s are expo ed to degrading low frequency rippl 
current. In addition, as the pow r rating increases, the push-pull topology rna ily 
saturate the transformer due to th asymm try in the winding and slight imbalan 
in the excitation. 
A curr nt-f d push-pull power onv rt r with grid conn ction capability has re-
cently b n r ported and is shown in Fig. 1.10 [27] . This award wining syst m (Future 
Energy Chall ng 2005) includes an innovative current-fed on pt based on an in-
16 
~~~~~~~~~--~~~~~~~~~~~~~~--------- --- - ---
"Jc 
:Fuel cell'· de-de converter lTrVerter ----
Figure 1.10: F\1el cell power converter based on current-fed push-pull topology [27]. 
c 
: Fuel celr' · +----- de-de converter ]TrVerter ----
Figure 1.11: Fuel cell power converter based on full-bridge forward topology [28] 
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Neutral 
· Fuel cell de-de converter --- Inverter ---+ 
Figure 1.12: Fuel cell power converter based on full-bridge topology [29]. 
ductor connected in series wit h the input voltage source. Hence, the primary source 
behaves like a current source. One of the main issues for this design is the leakage 
inductance of the transformer and the voltage rating of the switches. The energy ac-
cumulated cycle by cycle in the leakage inductance is mostly dissipated in the switches 
with a controlled turn off strategy, which affects the efficiency of the system. As well, 
push-push topology reduces transformer utilization and compromises magnetization 
balance as the power rating increases. 
The second prize winner of Future Energy Challenge 2005 is based on a full-bridge 
forward converter with full-bridge rectifier de-de power stage (Fig. 1.11), combined 
with a full bridge inverter [28] . As discussed in detailed in Chapter 2, this is a very 
robust topology when operated wit h hard switching technique and represents a prob-
able industry standard. Yet, the topology poses many technical challenges such as 
efficiency, devices stress and power density t hat need to be addressed to improve th 
overall performance when employed in FC applications. 
Another system with similar characteristics was reported by University of Wis-
consin for t he Future Energy Challenge 2001 competition [29], which i shown in Fig. 
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:Fuel cell • · de-de converter 
Figur 1.13: Interleaved urr nt-f d full bridged -de conv rtcr [30]. 
1.12. batt ry pack was includ d as part of the inverter de link pres nting the sam 
rapid d grading problems as discu s d for the preceding two topologi s [26] and [24]. 
An interl av d current-fed full bridg de-de converter was proposed featuring low 
input current ripple and reduced str ss in the input sid emi ondu tors, which is 
shown in Fig. 1.13 [30]. The main drawback in this topolog ar : a) Ex es ive high 
frequ ncy ripple current in th output capacitors is exp rien eel during each op r-
ating stat . R call that ripple curr nt d fines the lifetime of Lh filter capa itors; 
b) Like in oth r urrent-fecl topol gie , th leakage incluctan s combined with th 
interwinding capacitances play a key rol in defining und sirahl current oscillation 
during power transfer; c) The numb r of driv rs and tran form rs is doubled. Th 
topology mploys 2 transform rs and MOSFET driv rs; d) Tw large input indue-
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:Fuel cell · · de-de converter 
Figure 1.14: Three-phase curr nt-f d de-de converter with active lamp [31]. 
tors are need d, which should b rated at very high current. ote that it is alway 
desirable to place the inductor in the high-voltage side of th converter wher the 
current rating i ·reduced, thus simplifying its construction. 
A three-phase current-fed de-de converter with active clamp has been proposed, 
which is shown in Fig. 1.14 [31]. The active clamp consists of an auxiliary MOSFET 
in series with a capacitor, as shown in Fig. 1.14. The transformer leakage indue-
tance is used to achieve Zero Voltage Switching ZVS in the primary switches and th 
three-phas arrangement increases the transformer utilization. This converter trans-
fers power in a pulsating fashion with reduced RMS. However, the utilization of the 
switches is low and the overall power transfer is inherently limited by the transformer 
leakag indu tan e. The ripple current in the output capacitor is large and the com-
ponent count is large as well. Like in other configurations with the rectifi r connected 
directly to t he output capacitors, the possibility of current sharing between pow r 
converters becom s an issue. 
A variation of the previously di cussed current-fed topologi s has be n proposed in 
[32]. An activ clam ping circuit based on an auxiliary buck converter i incorporat d 
as part of the topology to return the energy of the snubber apa itor to the input 
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: Fuel cell ·. de-de converter 
Figure 1.15: A phase-shift ZVS with adaptive energy storage [33]. 
capacitor bank. Similar characteristics and disadvantages are found in this power 
converter. 
A new family of phase-shift ZVS with adaptive energy storage was proposed to 
increase the efficiency using auxiliary circuits, which is shown in Fig. 1.15 [33] . The 
objective of this interesting topology is to minimize auxiliary circulating currents un-
der different input voltage and loading conditions. Low-voltage high-current input 
applications makes the inclusion of series capacitors (de blocking) in the primary a 
practical challenge due to the very high ripple current flowing through it (accelerated 
lifetime reduction). As well , the primary leakage inductance required to achieve ZVS 
is either hard to integrate in the transformer or costly to include externally in the 
primary considering its high current rating. Unlike applications with high input volt-
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age, achieving ZVS with low voltage does not lead to subtancial efficiency gains giv n 
the small energy storaged in the MOSFETs output capacitance (Coss) , being th 
square of the input voltage the main factor that defines turn-on power losses. The 
power dissipated in the MOSFET output capacitance is given by ~ F sw Coss v f c 2 , 
where F sw is the switching frequency and v f c the FC output voltage. Finally, while 
modularity is one of the key advantages of the proposed scheme, a large number of 
components is required to built a basic cell (i.e., 8 MOSFETS and drivers, 8 diod s 
and 2 transformers). 
Finally, in addition to the various power converters described above for stationary 
power generation, other power converters for applications such as transportation have 
been proposed for high voltage FC systems (200-400V) and multiple output voltag 
[34, 35], which is not the aim of this work. 
1.2.2 Advanced Control Schemes 
In the previous section, a number of interesting topological arrangements for FC power 
converters were described highlighting their main advantages and drawbacks. This 
section outlines aspects related to control and operation of the mentioned topologies. 
The power converter based on a controlled voltage doubler shown in Fig. 1. 
employs a strategy based on transformer power flow control [24] . The key element 
for this topology is the transformer leakage inductance. Both th full bridge and the 
voltage doubler are operated in square-wave mode with a given phase shift . The phas 
shift between the full bridge and the doubler determines the power flow through the 
transformer as indicated by, 
p = VHVL6(7r- 6) 
w L tk7r , 
(1.3) 
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wher , 
V1.1 : secondary voltage referred to the primary side 
VL : primary voltage 
b : phase shift 
w : angular switching frequency 
Lu.: : t ransformer leakage inductance on primary side 
Equation (1.3) denotes t he power transfer between two square waveforms with a given 
phase shift that are connected using an inductor. The primary of the power conv rter 
in Fig. 1.8 applies a square waveform to the primary while the controll d voltage dou-
bler rectifier also applies a square waveform to the secondary of the transform r. The 
phase shift between the square waveforms in combination with the t ransformer leak-
age inductance results in a net power flow from the primary to the secondary. As can 
be seen in (1.3), the power transfer capability is limited by the transformer leakage 
inductance Llk- The control system of the power converter monitors the inverter out-
put power and calculates the power required to discharge or charge the battery pack 
depending on the loading condition. Therefore, the phase shift angle is controlled 
to satisfy the power balance equation. Since the FC may restrict the instantaneous 
power availability, the batteries provide compensation during peak power demands. 
Conventional pulse-width modulation technique is employed to control the invert r. 
The topology presented in Fig. 1.9 represents a more traditional approach for 
low power conversion for FC systems [26]. A push-pull de-de stage is used to boost 
the FC output voltage to 400V using a commercial current control integrated circuit 
(UC3825B). This chip employs an inner current loop subordinated to an outer voltage 
loop. An error in the output voltage incr ases the current reference lev 1 and hence 
the pulse width (duty cycl ) _ The inverter stage is operated using a low-cost DSP 
with no particular control scheme. As described in the previous case, similar problems 
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are identified for the batteries in this converter . As well, transformer magnetization 
balance presents a problem as the power rating of the converter increases. 
The de-de current-fed push-pull converter presented in Fig. 1.10 introduces some 
innovative concepts over the traditional push-pull converter described above [27]. An 
inductor is included in series with the primary power source to obtain current-fed 
effect. The control scheme of the de-de converter is also based on an inner current 
and outer voltage loop concept. Since the converter behaves like a current source, 
constant current can be extracted from the FC to reduce low frequency ripple, r -
suiting in an improvement over existing stra tegies. However , experimental results 
show that the current injected into the inverter de link has a 120Hz ripple current 
denoting that low frequency ripple is inevitably reflected to the FC stack. This unde-
sired behavior is not due to a topological limitation but rather to the selected inner 
current, outer voltage loop control scheme. In stand-alone mode, the inverter st age is 
simply operated in open loop to meet a minimum of 5% regulation with 30% load to 
comply with Future Energy Challenge 2005 basic requirement. Since the converter is 
mainly focused on grid connected operation, a controller for stand-alone operation is 
not discussed. 
The full-bridge forward converter with full-bridge rectifier shown in Fig. 1.11 is 
operated with phase shift PWM to boost de from a varying 30-60V de power source 
[28] . This technique can achieve zero-voltage switching to reduce turn on losses. 
Higher conduction losses are characteristic of this soft switching converter, which can 
be a disadvantage at light loading conditions [36]. The control strategy is based on 
a PI voltage regulator with an inner current loop to improve the dynamic response 
and limit current levels during transient. The inverter is also controlled with a small-
signal PI regulator for both stand-alone and grid connected operations. 
A similar topological arrangement shown in Fig.l. l 2 with a different control strat-
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gy is pr s nt d in a report for the Futur Energy Challenge 2001 by th niv rsity 
of Wisconsin [29]. This system includ s a .ontrol scheme for th de-de convert r 
that draws tiff output current from the F avoiding undesirabl ripple current. Th 
control hem is implemented by using urrent Mode Control ( CM ) to dir ctly 
regulate the input urrent level [36]. On the inverter sid , and in order to comp n-
sate for th bus voltage ripple, the modulation index M is controlled with an inv rs 
relation of the bus voltage. This techniqu is used to decoupl th ff ct of the bus 
voltage variation over the output filt r. In addition, a state observ r for the capa itor 
current ombined with output voltage fe dback are emplo ed to ontrol the inv rter 
[37]. 
The r maining power converters h wn in Fig. 1.13, Fig.1.14, and Fig.1.15 only 
tackle the de-de power conversion stag and do not includ th inverter compon nt 
[30, 31 33]. Th int rl aved current-f d full bridge d -de conv rt r (Fig. 1.13) i a 
boost derived topology that operat s with a phase-shift b tw n modul s. Th con-
trol sch m is bas d on traditional small ignal analy is. Th thr -phase current-fed 
de-de conv rt r (Fig.1.14) has a special PWM strategy for its operation and nod tails 
are available in the literature in terms of the control s heme. Finally, th phase-shift 
ZVS with adaptive energy storage (Fig.1.15) has analytical teady tat quations and 
a control method to nsure ZVS, whi h an be implement d with digital or analog 
circuits. 
1.3 Technical Challenges and Proposed Research 
Power conditioning for FC systems is an active area of r arch that has r ently 
gained spe ial attention. As alternativ nergy sources FC ystem ar haracteriz d 
by a high 1 v 1 of interaction between th power source (FC) the pow r onditioning 
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Figure 1.16: Conceptual block diagram of the proposed system. 
stage, and the load. For this reason it is extremely challenging to produce an effective 
design and oordinated operation of the entire system while minimizing power losses 
and cost. Iu t his section, a number of challenging research subjects are identified and 
discussed, and the proposed research is outlined. 
A conceptual block diagram of the proposed FC power generation system is shown 
in Fig. 1.16, where t he four critical sub-systems are identified to be investigated in 
this work. In this arrangement, t he FC controller adjusts the operating point to 
match the power required by the load. The isolated de-de converter elevates th 
non-regulated de output voltage of the FC and the output of the de-de converter 
feeds the inverter. The cont roller of the inverter generates the modulation pulses to 
drive t he inverter power stage producing high quality output power. Finally, during 
the operation of the system, the Embedded Frequency Response Analyzer (EFRA) 
monitors the FC internal processes (impedance measurement) within the FC stack, 
to provide information on t he operating conditions that can be u eel to control the 
FC stack. 
The objective of this research is to make significant contributions in the critical 
components of the FC power generation system, while developing a complete and 
fully op rational prototype. The technical challenges and proposed research focus on 
the four decisive areas identified in 1.16 and are described below. 
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1.3.1 Isolated de-de Power Converter Topology 
Commercial FC power sourc s provid unr gulated de output voltage with high-
current capabilit . As the output current increases the output voltag experi n e 
a signifi ant drop due to the output impedance of the cells. In order to obtain 
standard 120 60Hz (or 220V 50Hz) output voltage, the FC d . voltage must b first 
increased (i. 210Vdc for a full-bridge 120Vac inverter) and th n modulated u ing 
an inv rt r. Galvanic isolation i am ng the important f atur s r quir d for th 
de-de pow r converter stage as outlin d in IEEE Standard 519 and 1547 [3 , 39]. 
Ther for , th dc-d power convert r should not only boo t t h voltage but al 
provide galvanic i elation to enhance safet . 
Sev ral isolated topologies have be n proposed and mployed in a wide vari ty 
of power conversion systems. The e an be classified or derived from five basi 
topologie ·: Ryback forward push-pull, half bridge, and full bridg . As well the e 
topologies can al o b categorized a unidirectional and bidir cti nal dep nding 
on the transf rmer core excitation m thod [40]. In thi work all the possibiliti 
are carefull xplor d to find a topology suitable for FC pow r onditioning. One 
the topology i. selected, the output rectification method and th transform r 
configuration ar chosen. Two fundam ntal criteria are follow d to s lect the final 
topology: efficien and low device stres s within the ent ir rang of operation of 
the conv rt r. 
As discuss d in the introductory hapter and unlike other power sources, F 
systems pr s nt a wide output voltage range as a function of th l ading condition. 
In addition, the expected loading 1 v 1 in stationary appli ation an range from 
0 to 100% within short periods. Thes broad operating rang · pres nt additional 
challenge for th de-de converter and further adaptation or modifi ations to th 
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selected basic topology are explored. 
A comprehensive procedure to evaluate power losses mechanisms in power con-
verters is carried out. The method consist s of evaluating conduction and switching 
losses for each device that is part of t he converter (MOSFETs and diodes). Th 
d tailed analysis includes t urn-on, t urn-off, and reverse recovery among swit hing 
losses and conduction losses associated with the drain-to-source on-resistance in the 
MOSFETs and forward bias voltage across the diodes (body and rectifiers). The 
possibility of employing soft switching techniques is also explored wit h a view to 
increasing the overall efficiency of the power converter. Furthermore, other serious 
problems such as transformer ringing is carefully considered to reduce snubber losses, 
EMI, maximum reverse voltage and stress on the rectifiers, and overvoltage betw en 
transformer windings. 
Finally, t he modulation or switching sequence that drives t he converter is inves-
tigated to g nerate soft switching states and reduce unnecessary conduction lo ses 
which are characteristic of some modulation techniques (i.e., current circulating in 
the primary of the transformer during off stat es). The details of the investigation 
and the development of various approaches are presented in Chapter 2. 
1.3.2 Control Strategy for Low Frequency Ripple Current 
Elimination: System Level Study 
In addi tion to the abovementioned constraints in t he selection of an isolated d -de 
converter, low fr quency ripple current extraction on the FC is also a subj t of 
great concern. This is directly related to the interaction between the de-de power 
condit ioning stage and the inverter , which is reflected to the FC. As discussed in the 
28 
FC introductory section, the effect of low frequency ripple current is considerable 
redu tion of power availability in the FC and associated pow r losses [16, 21] . 
Therefore, low frequency ripple current should be avoided by means of operating th 
isolated de-de power converter as a constant current source. 
All the stages in the system, their respective specifications, and interactions 
between them are key for a successful operation. It becomes, therefore, essential to 
study the behavior of the power generation scheme at the system level. A system 
behavioral model is developed as part of this work and analyzed under steady and 
dynamic operating conditions. The effect of low frequency ripple current generated 
by the inverter in the swinging bus scheme is studied. Since the inverter extracts low 
frequency ripple current from the filter capacitor of the de-de converter, any att mpt 
to control a fixed voltage on this capacitor results in a reflection of the ripple to the 
input of the de-de converter (FC system). In this work, the concept of swinging bu 
is studied with the objective of reducing or eliminating the reflected ripple current. 
A control scheme is proposed which effectively regulates the current injection in 
the filter capacitor. In order to do so, an investigation of the relationship betwe n 
constant current injection under linear, non-linear, and pulsating loading conditions 
is undertaken as part of the system level study. The details of the inv stigation and 
the development of the control schemes are presented in Chapter 3. 
1.3.3 Swinging Bus Inverter Control Strategy 
The swinging bus concept described above is employed to absorb the 120Hz pulsating 
current from the inverter. As a result, low frequency rippl current reflection in 
the FC is eliminated at the expense of the voltage swing at the input terminals of 
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the inverter. Since inverters are traditionally operated with stiff de input voltages, 
th swinging bus presents an unprecedented challenge for the control scheme of the 
inverter. In order to comply with stringent standards for transient and steady state 
performance, a control scheme based on curved switching surfaces is proposed. The 
us of curved switching surfaces to control power converter is an emerging method 
for fast transient response that has been gaining attention recently [41- 43]. 
A normalization technique to analyze the inverter is proposed as a tool to evaluate 
curved switching surfaces and simplify the design of the buck-derived inverter in 
general. The normalization method aims to reduce the number of variables involved 
in the analysis leading to generality and providing insight into the transient behavior 
of the converter. 
The curved switching surface is constructed by employing three key variables 
in the circuit; input voltage, output voltage and filter capacitor current. The final 
selection of the curved switching surface is bas d on the results from the evaluation 
of the trajectories of the selected normalized variables under different load transient 
conditions. The objective of the proposed control scheme is to produce high quality 
output power under any operating condition, while rejecting the swinging voltage 
on the de link. As a result of a rigorous evaluation, a control law for inverters 
defined as natural SS is proposed and thoroughly characterized for operation under 
fixed and swinging bus. Throughout this work, novel operating characteristics such 
as fixed switching frequency, monopolar, bipolar, and mixed operating modes are 
analytically investigated using the natural SS and validated through experimentation. 
The development of the concepts is presented in Chapter 4. 
30 
---- ------------------------ - ------
1.3.4 Monitoring and Diagnosis of FC sy stems 
In the preceding section, a complet e description and analysis of the components r -
quired to control and operate the FC and the power conditioning stages hav been 
presented. St ill, a critical component that is mandatory to realize a fully functional 
yst m has not been addressed by any of the proposed FC power gen ration systems: 
Embedded monitoring and diagnosis for FC stacks. 
So far, measurement instruments for impedance spectroscopy and voltammetry 
have been used in research laboratories to characterize and diagnose FC systems 
[44, 45]. These precision instruments are costly and bulky, as they are meant to 
test a wide variety of electrochemical based systems. By measuring the cell output 
impedance, techniques to evaluate effects such as drying and flooding have been devel-
oped [46], which ar derived from Frequency Response Analysis (FRA) methodology. 
By using FRA technique the impedance of a system can be measured at different 
frequency values within a given spectrum of interest [47]. FRA technique allows the 
characterization of different electrochemical processes that are produced at different 
t imescales. For example, in a PEMFC, the high-frequency response depends mainly 
on the electrode kinet ic response, while the low-frequency response can be attributed 
to water management [48]. An equivalent electrical circuit of the system can be id n-
tified by comput ing the real and imaginary components of the impedance [21] . In 
addit ion, since the AC pert urbation signal has small amplitude, it can be superim-
posed on a DC signal allowing the measurement of the system at different operating 
points. 
The proposed m asurement system is based on a technique known as lock-in am-
plification (LIA), which allows very accurate and precise ac measurements even in 
the presence of high noise levels. This is a fundamental requirement since th FC 
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output voltage contains ripple due to the effect of the converter switching frequency 
and the auxiliary equipment that are also supplied by the FC. The objective of this 
work is to implement this indispensable instrument with a simple hardware archi-
tecture and low power consumption, so that it can be easily integrated as part of 
the FC control system or embedded in the FC pow r conditioning stage. By doing 
so, advanced features such as real-time monitoring and diagnosis will be available as 
part of the FC power generation system. The complete development of the EFRA is 
described in Chapter 5. 
In Chapter 6, a summary of the research, including innovative theoretical analysis, 
advanced simulations, and state-of-the-art experimental prototyping, as well as the 
major contributions of the research are presented. 
Successful development of the proposed system requires mastery of the following 
sub-disciplines: FC technologies - steady and dynamic behavior, control, modeling, 
and experimental operation of the system; Advanced power electronics - converter 
topologies (de-de and dc-ac conversion) , advanced modulation techniques, linear and 
non-linear control (variable structure); Digital signal processing - fixed point DSP 
programming, frequency and impedance analysis, digital filtering; Design of power 
devices and components - design of high frequency tran formers, inductors, isolated 
drivers, high-current high frequency PCB, and snubbering techniques; Analog and 
digital electronics - low-voltage high-current electronic loads, lock-in amplification 
techniques and industrial communication protocols; As w 11, it is crucial to und r-
stand the type of loads involved in stationary applications (i.e. , non-linear with high 
crest factor) , the usage profile of those loads, and Simulation platforms (S-functions 
and Simulink-PLECS). 
32 
Chapter 2 
High-Efficiency Low Switching 
Stress Isolated de-de Converter 
Fuel Cells stacks are low-voltage high-current power systems that provide unregulated 
de output voltage. A power converter that transforms this low voltage into standard 
120V 60Hz or 220V 50Hz is required to supply any commercial electrical apparatus 
(i.e. appliances). There is a general consensus about the importance of galvanic 
isolation from the main power source (FCC Class A) , especially for grid connected 
systems FEC05. Hence, the power converter should not only boost the voltage but 
also provide galvanic isolation to enhance safety. 
This chapter begins with the study of isolated de-de power converters to ele-
vate the FC voltage with a view to select a suitable topology. As will be seen, the 
full-bridge forward converter is the preferred option, which can be operated in soft 
switching and makes better utilization of the transformer core. The power loss mech-
anisms namely, conduction losses, switching losses, and reverse recovery losses are 
investigated for the selected topology in traditional hard switching and Zero Volt-
age Switching (ZVS) operation, including undesired effects such as transformer ring-
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mg. The analysis is carried out using Piecewise Linear Electrical Cir uit Simulation 
(PLECS) in Matlab and Simulink environments. In order to improve the effici ncy of 
the power converter , a modified soft switching topology is proposed to achieve maxi-
mum performance and high efficiency, taking into consideration the voltage regulation 
nature of the polymer-electrolyte FCs. As a result , reduction in conduction losses in 
the MOSFETs and reverse recovery in the output rectifiers are achieved whil mini-
mizing transform r ringing. A special right aligned modulation is developed as par t 
of the converter switching sequence. A detailed analysis of the behavior of th - pro-
posed converter is presented including all the switching instants and effects involved 
in efficiency gains. Two state-of-the-art prototypes were developed and employed to 
provide experimental validation of the proposed modified topology. As well, ompar-
ative efficiency measurements were performed to highlight the efficiency gains under 
different loading condit ions. 
2.1 Input Side Topology Selection 
Five basic hard switching topologies that provide both de-de boost and isolation are 
discussed in this section: f:lyback , forward , push-pull, half bridge, and full bridge. 
Isolated de-de converters can be categorized as unidirectional and bidirectional trans-
former core excitation. The unidirectional converters are fly back (derived from the 
basic buck-boost basic topology) and forward (derived from the basic buck topology). 
On the other hand, push-pull, half bridge, and full bridge topologies b long to the 
bidirectional category (all derived from the basic buck topology) [40]. Sin e th fly-
back converter is only suitable for very low power applications, it is not considered 
for residential power applications. The forward topology, also sui table for low power 
conversion , is also discarded due to its low switch utilization and the need for a mag-
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netization reset circuit (with its associated power loss). Converters with bidir tional 
core excitation mak better use of the transform r magnetic prop rties at th xp nse 
of additional swit hes. Fig. 2.1 shows a simplified circuit schematic for th se on ert-
ers. From th viewpoint of driver requirem nts, push pull topology (Fig. 2.1(a)) is 
undoubtedly an exc 11 nt option sine both MOSFET ource t rminals are ground d. 
However, in high power applications, the push-pull topology suffers from tran form r 
saturation due to windings asymmetry and slight imbalance in th xcitation. This 
makes the push-pull topology an impractical option. At a glance, the attractiv .Im-
plicity of the half-bridge topology (Fig. 2.1 (b)) seems to be the next logical option. 
evertheless, in-depth evaluation indicate that the switches must handle twi th 
current due to the split capacitor bank, a true challenge for a printed circuit la -
out, transform r design, and de link snubbers, with the additional di advantag of 
higher turns ratio and significant ringing due to parasitics in the transformer. Th 
full-bridge topology (Fig. 2. 1(c)) is perhaps the most suitable solution, even though 
4 switches ar required [49]. In full-bridge topology the equivalent on r sistancc of 
the MOSFETs (RdsoN ) must be taken in to consideration to keep conduction power 
losses within ace ptable levels, specially since the FC voltage is low and current level 
high. As w ll, full-bridg topology presents the additional advantag of soft switching 
transition capabilities. 
2.1.1 Rectification Method Analysis 
The galvani isolation of the de-de power conv rter is obtained by means of a high 
frequen y transform r. As a g n ral rule, transformer design is con trained by the 
output power r quir m nt within a given specified regulation. Transformer fficien y, 
limited by loss sin the magnetic core and the windings, is an important requirement 
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Figure 2.1: Simplified circuit schematic for input topologies. 
in FC power systems. As well, the allowable increase in temperature due to power 
losses must be addressed once the operating environment is defined. Physical on-
straints such as volume, weight, and shape make transformer design trade-off even 
more intricate. Finally, a cost-effective transformer is of primarily importance in FC 
power systems. Equation (2.1) provides an excellent illustration of the points m n-
tioned above [50] as a function of the apparent power, which is defined as Pt = Po+ Pin, 
where P0 =output power and Pin = input power. 
(2.1) 
where, 
Wa = window area, em 2 
Ac = effective cross section of the core, cm2 
Pt = apparent power, watts 
Bac = alternating current flux density, tesla 
f = frequency, Hz 
J = current density, amps per cm2 
K J = waveform coefficient 
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Figur 2.2: Simplified ircuit schematic for output topol gies. 
I<u = window utilization factor 
For the tudi d isolated dc-d converter, the transform r se ondary can b ar-
ranged in two basic ways depending on there tification m thod as shown in Fig. 2.2. 
As described in (2.1) the core and windings are capable of handling a c rtain apparent 
power Pt which is affected by the r ctificr s lection as follows: Th full wave rectifier 
present d in Fig. 2.2(a) requires a nt r tap which creates a urr nt interruption in 
on of the windings during positiv and n gative half cycles. Thi ffect increas s Pt 
by 20.7% (50] and hence the area produc vVa x Ac leading to a bigger transform r 
core compar d to a full bridge re tifi r. Another way of looking into this effect is by 
using the window utilization factor ritcria. As can be seen in (2.1) a window full of 
copper (I<u = 1) not only helps to incr a..s urrent density but al or duces the ar a 
produ t (small r transformer cor ). In a nter tapped transform r , the secondary 
windings are u d one at a tim . Thus, th window is always oc upi d by a winding 
which is not u d, resulting in a low ff ctiv window occupation factor I<u. Finally 
the us of enter tap not only r due · th transformer utilization but also doubles 
th voltage rating of the diodes and henc r v. rs recovery lo ·es. 
In g n ral, nt r tap transform r · ar pr ferred for low voltag applications where 
th additional drop introduced with a full-bridge rectifi r is una c ptable (e.g. con-
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Figure 2.3: Simplified circuit schematic for the full-bridge de-c topology with phase 
shift PWM. 
sumer electronics power supply). In the studied FC power converter for residential 
application, the output voltage of the isolated de-de converter ranges between 210-
250Vdc for 120Vac utility and 380-450Vdc for 220Vac utility. The high voltage re-
quirement can be achieved using a full bridge rectifier while taking full advantage 
of the transformer magnetic properties and construction simplicity. In this case, the 
efficiency of the system is affected by the conduction losses of two extra diodes. From 
the above discussion, a combination of full-bridge topology and full-bridge rectifier is 
selected to provide voltage boost and galvanic isolation. Figure 2.3 shows a simplified 
circuit schematic of a basic de-de power converter topology for stationary applications. 
2.2 The Full-Bridge Forward Converter with 
Phase-Shift PWM 
The sel cted topology shown in Fig. 2.3 is not without technical complications. The 
following discussion presents the most important technical challenges related to the 
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topolog_ . Th analy i includes th origin of power losses in both the full-bridge and 
the r ctifi r stage under phas -shift PWM operation. 
Th analysis starts with MOSFET N/1 with its resp ctive bod diode D 1 wh n 
th conv rt r is op rated with phas shift PWM under heavy loading conditions. Fig-
ure 2.4 show conceptual switching waveforms for Q1 and D 1 during a full c cle period 
including gat signals, drain-to-source voltages, and current · for th MOSFETs 
channel an l th body diode. The aim of this figure is to highlight both witching 
and conduction losses, as well as th ffect of dead tim ins rtion b tw en each com-
plementar pair of witches. Turn on and turn off switching lossC's for Q1 are related 
to rise and fall times which ar as ociated with the input and output capacitan s 
of the MO FET. The instantaneous pow r loss can be cal ulated as the produ t of 
vd and imos during th witching transition. A reduction in th ris and fall time is 
required to de reas losse . This is a hi v d by means of rapid filling and r moval of 
total gat charge of the MOSFET. This, of course, increases th current rating of th 
driver . As th on time i reduced to the minimum possibl a ncgativ ffect app ars 
in th form of ringing produced by the PCB stray inductan es and inter-winding 
capacitanc of the transformer [51], which is discussed later in this section. As well, 
shoot through due to high dvjdt is another undesirable eff t wh n transition tim s 
are reduced. Figure 2.4 shows turn-on and turn-off voltag (vM 1 ) across MOSFET 
M 1 and curr nt transitions (iM1 ) at t2 and t4 instants. an b n the turn-on 
tran ition oc urs under zero current witching (ZCS) and turn-off transition i hard 
switching for the analyzed case. Dead tim insertion b twe n the upp r and low r 
side MOSFETs is illustrated in the int rvals t 1 - t 2 and t4 - t 5 . 
ondu tion lo s depend on the MOSFET ON-resistance RdsoN and the RMS 
urrent flowing through the switches. s can be noted in Fig. 2. , Q 1 has conduction 
los during the ntir on time period t 3 - t4 interval whi h is almost 50% for phas 
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current waveforms for upper M 1 and lower M4 MOSFETs . 
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shift PWM). 
In addition to the switching and conduction losses in the MOSFETs, reverse re-
covery and conduction losses in the body diode D1 must be considered. In rder 
to illustrate the power losses, Fig. 2.4 presents the behavior of diode D1 acting as 
voltage clamp within the dead time interval at t 1 - t2 . Diode turn-on or forward bias 
losses are neglected due to the intrinsic fast response of the devices. The conduction 
losses can be calculated by multiplying the forward conduction voltage by the forward 
current starting at t 1 until the current reaches zero. As can be seen in Fig. 2.4, the 
current decreases linearly and sharply during the clamping process (b tween t 1 - t 2 
interval). The current slope (di/dt) depends on the transformer leakage inductanc 
Ltk· When the current reaches zero, the voltage across the diode is reversed but an 
inverse current takes place due to the reverse recovery charge Qrr as shown oncep-
tually in Fig. 2.5(a). Th revers recovery charge Qrr indicated in this graphics is 
directly related to the power losses as follows, 
where, 
VR = reverse applied voltage 
Fsw = switching frequency 
(2.2) 
Figure 2.5(b) shows the reverse recovery charge Qrr as a function of di/ dt for a 
low-voltage high-current MOSFET body diode (IRFB4310) [52]. The figure show 
t he depedence of the reverse recovery charge and hence the total reverse recovery 
losses on di/ dt and operating temperature. The exact analysis applies for M 2 that 
combines Q2 and D 2 . 
vVhile switch Q1 and diode D 1 present hard switching behavior, switch Q4 and 
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Figure 2.5: Reverse re overy charge . 
diode D 4 show r duced switching stre ·s when operated with phas shift PWM as x-
plain d b low. The phase difference between the leg compo d by Q 1 and Q2 and Q3 
and Q4 produ a current flow through the transformer that lags th voltage a ro · · 
the primary of the transformer. This re ·ults in Zero Votage Tran ition (ZVT) in th 
switching wav forms of Q2 and Q4 during turn-on as shown in Fig. 2.5 for M 4 . In 
t his cas , D4 lamps the voltag during the dead t ime interval tc- td creating a z ro 
voltage condition a ross Q4 at turn-on instant td· The sam 
and Q3 which can be inferred from th interval ta - tb in Fig. 2.5. Hence, Q3 and 
Q4 are able to turn-on in a soft swit hing fashion at tb and td resp ctively . As well, 
reverse recovery lo ses are avoided in D3 and D 4 since no revers voltage is appli d 
across them during the periods of forward onduction. Conduction losses in D4 (and 
D3 ) are function of the forward condu tion voltage and forward current iD4 during 
the dead tim int rvals. 
Another important component of pow r losses occm at th output of the dc-d 
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power converter. The output stage comprises D5 , D6 D 7 and D8 which are arrang d 
as a full bridg rectifier connected to the conv rter LC output filter. Since the pairs 
of upp r diode D5 and D7 , and lower diodes D5 and D 7 pr s nt the same behavior, 
only D7 and D8 are examined. The urrent and voltage waveform are pres nt d in 
Fig. 2.6 where both conduction and reverse recovery losses can be identified. The 
conduction interval for D7 is t~ - t7 and the reverse recovery instants are t 3 and t 7 . 
The current rat of change in th rectifier recovery process in the interval t 1 - t 3 is 
high. The rate is determined by the tran ·former leakage inductance L1k and the input 
voltage, which results in hig rever e recovery charges Qrr· As well, the blocking volt-
age is also large and aggravated by ringing, so significant pow r losses ar produc d 
determined from (2.2). Finally, diode D8 con luction interval b gin at tc and fini h s 
at t~ of the following cycle and th rev rs r covery instant is t~. 
To compl te the analysis of the full-1 ri lge topology, oth r important aspects r -
lated to th transformer parasitic effect must be considered. When the transform r 
leakage inductance and winding capacitance are included as part of the transform r 
model, severe transient effects appear in the form of high fr quency oscillation in 
both the secondary and primary of the transformer. Ringing has several negative 
impacts in the power converter. First, the maximum rever voltage rating of the 
rectifier diodes must be increase to ensure that the peak of th ringing voltage do s 
not exceed the breakdown voltage. In general, a snubber circuit is included (RCD 
type) to limit the peak voltage of t he ringing creating additionallo ses and circuit 1-
ements in the converter. As well, other undesirable effects lik EMI and over voltage 
between transformer windings are experienced. Ringing is propagated throughout 
the converter including the driv rs (coupled through the drain to gate or source to 
gate capacitance). Excessive ringing may produce fals trigg ring with irreparable 
consequences to the power devices. 
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Figure 2.6: Full-bridge forward converter in hard switching operation: voltage and 
current waveforms for upper D7 and lower D8 diodes . 
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In ord r to larify th origin of ringing, th current and voltage waveforms on th 
primary and secondary of the transform r must be examin d. Figur 2. 7 shows the r -
suit ing primar and s condary waveforms when the convert r is p rated using ph 
hift PW f und r the same operating conditions present d in Fig. 2.4 and Fig. 2.6. 
It can b not d in this figure that the primary voltage vP waveform in Fig. 2. 7(a) i 
not nece sarily refl ted on th condary voltage v (Fig. 2. 7(b)). When the primary 
voltage is appli d at t0 , the rectifi r in ombination with th filt r inductor for s a 
zero voltage state aero s the secondary of th tran ·form r until th econdary ur-
rent reaches th current level of th filter inductor at t 1• Th l akage indu tan 
exp rience a rapid urrent charge while th zero voltag tat at the output of th 
transformer is pr nt. When the primary current reflect d to th econdary match 
the filter inductor urrent, the secondary zero voltage stat i cl ared producing a 
high dv / dt dge which violently excites the transformer parasiti r suiting in th 
oscillation . 
The actual r suiting effect of th os illations can b inv tigat d by r placing th 
transform r with th equival nt model shown in Fig. 2 . . Thi lump parameter model 
includes d and skin effect copper lo ses (Rc), leakage inductance r suiting from th 
I akage magnetic flux (Ld), capacitance b tw en windings w, and core loss s rep-
res nt d by Rm.. In this work, the param t rs are estimat d from a high fr qu n y 
transformer con tructed using a 3F3-E55/2 /25 ferrite , copp r him for a two turn 
primary (foil winding), and 26 turns u ing tranded wire . Th voltag ringing on th 
transform r ondary is illustrated in Fig. 2.9 along with th - main waveform in th 
converter and occurs when th primary current refl cted Lo th s condary mat h s 
the current level of the inductor. Th peak lev 1 of the os illations and damping ef-
f ct dep nd on the characteristic of the transformer and gen rall r quire a snubb r 
circuit to di ipate the oscillation en rgy a mentioned arli r. For a high effici n y 
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Figure 2.8: High frequency transformer lump model. 
transformer (low current density, no skin effect, and low core magnetization) the peak 
of the oscillation may double the actual output voltage. 
When the power converter is operated in discontinuous conduction mode, the ring-
ing is still present but the o cillations are a result of th voltage step directly applied 
by the action of the MOSFETs. In this case, the turn-on time plays an important 
role in defining the everity of the ringing which affect the system efficiency (higher 
switching losses) . In other words increasing the turn-on time will only r duce the 
ringing with light loading conditions (discontinuous conduction mode) but dramati-
cally increase the switching power losses under medium to heavy loading conditions. 
From the discussion above, the mechanisms to reduce ringing are identified as 
follows: 
• avoid a zero voltage state on the transformer secondary during on-state intervals; 
• reduce the matching current level between the leakage and output inductor; 
• increase t he turn-on time in discontinuous conduction mode. 
It can be therefore concluded that in order to improve the efficiency of the converter 
and reduce stresses in the switches, a more advanced topology is required. In Sec-
tion 2.4, the above mechanisms are considered in the development of a topological 
modification to overcome ringing problems and reduce reverse recovery losses. 
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topology. 
2.3 Full-bridge Forward Converter with Zero Volt-
age Switching 
A detailed analysis of the switching waveforms of the traditional full-bridge topology 
have been presented in Section 2.2 highlight ing switching, conduction, and reverse 
recovery losses for each device. As well , the nature of the oscillations produced by 
the transformer parasitics during commutation was investigated. The full-bridge 
topology operated with Zero Voltage Switching (ZVS) is an attractive alternative to 
reduce switching and reverse recovery losses [53- 55]. Figure 2.10 shows a simplified 
circuit schematic of the full-bridge ZVS where an inductor L zvt is included in series 
with the transformer secondary. The effect of L zvt is r fleeted to the primary of the 
transformer using the primary and secondary turns ratio. 
Unlike a traditional ZVS, the power converter has low input voltage (high 
current) and high output voltage (low current), which xplains the choice of a 
se onclary auxiliary inductor in Fig. 2.10. The objective of this inductor is to create 
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4~ 
uninterrupt d urr nt flow in the primary of the transformer in ord r to gen rate 
zero voltage turn-on transitions for the MOSFETs. As well, the inductor limits di/ dt 
in the output r ctifiers, resulting in a reduction in reverse recov ry losses. Phase 
shift PWM i employed to modulate the converter and t he ZVS ffect is achieved 
du to the dead tim insertion between the upp r and low r commutation s quences. 
Figure 2. 11 shows the switching sequences and t he main waveform in the converter 
including gat ignals v9 , transformer primary voltage Vp and current i p , transformer 
secondary voltag v5 , and filter inductor CUlT nt iL· 
An essential change in the voltage and current waveforms of fOSFET M 1 , 
compri ing Q 1 and D 1 , is produced when the converter is operat d with ZVS, which 
is depicted in Fig. 2.12. As can be seen, Q1 turns-on at t 1 with ZVT when D1 is in 
conduction. Th current in Q1 ramps up until it reaches the filter inductor current 
reflect ed to the primary at t2 . The turn-off instant for Q1 is t3 , where it experiences a 
hard switching transition. The conduction interval is therefor giv n by t 3 - t 1 . Diode 
D 1 behaves like a voltage clamp during the dead t ime interval t 5 - t 6 . lik in th 
full-bridge analyzed in Section 2.2. However, the current decrease slowly compared 
to the pr vious converter, which is explained by a higher equivalent series induct anc 
Lu.: + N 2 x L zvt in the primary of the transformer. This provides additional tim to 
turn-on Ql before the diodes complete the reverse recovery process. ow, the diode 
does not suffer rev rse recovery losses and the turn-on transition in the MOSFET 
occurs under zero drain-to-source voltage, improving the efficiency of the convert r . 
The behavior of the lower side MOSFET M2 (Q2 and D2 ) is similar to the above 
description. 
The second leg of the conver ter comprising MOSFET M3 (Q3 and D3 ) and 
MOSFET !V!4 (Q4 and D4 ) , presents a similar behavior as the full-bridge topology 
with phase shift PWM. The t ransit ions in NJ4 for phase-shift PWM and ZVS ar th 
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Figure 2.12: Full-bridge forward converter in ZVS operation: voltage and current 
waveforms for upper M1 and lower M4 MOSFETs. 
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same ex pt for the fa t that th curr nt transitions in ZVS are limited by a larg r 
s ries indu tan . As shown in Fig. 2.12, Q4 experiences hard swit hing turn-off at 
ta and ZVT turn-on at td· Th conduction interval occurs from td to ta of the n xt 
switching ycle. A w 11, the conduction interval of D4 occur during the dead tim 
interval tc - td with no rever e recovery lo ses. 
The limitation in the rate of change of the transformer primary .urrcnt introduced 
by the additional inductance Lzvt also presents advantages on th rc tifi r side. The 
mod rate curr nt rat of change helps to reduce the revers re ovcry charges Qrn 
which is shown in Fig. 2.13. The voltag of the upper diode D7 cl ·arly refte ts the 
lo s of duty ycl in th secondary which is occurs in th int rval t 1 - t 2 . s well 
the rever e r covery los es at t 2 are red u d due to the mod rat d·i / dt ·lop at t2. 
However, th ringing peak voltage in the rectifier remains high. The conduction 
interval for D7 i given by t 3 - t 2 of th following cycle. The I wcr side diode D 
experiences the sam reverse recov ry onditions as D7 with mod ·rate di/ dt and 
large ringing peak voltage. Cl arly the efficiency of the r tifi r tage is mu h 
superior when compared to the phas -shift PWM. 
Despite the advantages in term of turn-on switching and r verse recov ry 
reduction, a number of drawbacks associated with ZVS techniqu can b identified. 
Ringing or transformer oscillation, a major problem of the full-bridge topology, is 
inherited in th ZVS v rsion of th convert r. The problem r main· un: lved b cau 
the zero voltag state on the secondary side of the transform r is not over orne nor 
addressed by this topology. On the contrary, the zero voltag state is much longer 
causing a redu tion in the effective duty cycle [54, 55]. Th zero voltage state in th -
secondary remains until the primary current reflected to the s ondary reaches th 
filter indu tor UlT nt level. Hence the pulse width is significantly r duced affecting 
the actual power transf r capability of the power convert r. Thi an be xplain d 
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Figure 2.13: Full-bridge forward converter in ZVS operation: voltage and current 
waveforms for upper D7 and lower D8 diodes. 
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due to the fact that reduced secondary duty cycle resul ts in lower out put voltag 
when compared to traditional full-bridge, even though the duty cycle in the primary 
is exactly the same. 
The wide voltage regula tion characteristic of FC power sources pr sents a severe 
chall nge that makes ZVS unsuitable for FC residential power conversion. Full-bridg 
ZVS is known to be an effective solut ion when the input voltage range is narrow [36]. 
Yet light loading conditions with fixed input voltage may cause the system to operate 
with hard switching and unnecessary high conduction losses. The combination of a 
ZVS converter with a FC system results in an unsatisfactory p rformance becaus 
the FC output voltage is highly dependent on the loading condit ion. The output 
voltage of a polymer-electrolyte FC under light loading conditions could asily 
double that of the full loading condit ion. For example, a commercial Ballard N xa 
PEMFC the output volt age ranges between 22 - 50V depending on the loading level. 
Since the profile of energy consumption in residential and other applications varie 
from no load to full load depending on the time of the day, the FC cell power source 
is expected to operate over the full voltage range. This leads to a clear violation of 
the narrow input voltage requirement of the full-bridge ZVS topology. To furth r 
clarify this point , Fig. 2.11 presents a case when the duty cycle is around 70%. It 
can be seen that once the on state is over at t 1 , the current in the primary of the 
transformer continues to flow, producing additional conduction power losses du to 
the energy trapped in Llk and L zvt induct ances. The resulting primary circulating 
urrent ip is not transferred to the output but produces unnecessary power lo ses. 
This is worsened when th converter is operated under light loading condition. 
The output current decreases and the FC voltage increases, pushing the swit ching 
transition outside the ZVS operating region. Since the duty cycle is reduced , the 
circulating current during the off state progressively degrades the efficiency of the 
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onverter as the load d crea e . 
It is interesting to note that all th advantages of the full-bridge ZVS topology ar 
only manifested with high power conditions. Yet, the transformer ringing probl m 
remains unsolved and so does the r duction of the eflective duty cy 1 . Unfortu-
nately, this converter only shows weaknesses under medium to light loading lev 1 in 
residential FC power generation so more advanc d topologies need to be considered. 
2.4 An Advanced Topology of the Full-Bridge For-
ward Converter 
A topological modification of the full-bridge forward converter is proposed as part 
of this work to reduc switching tress and improve the converter ffi iency ov r th 
entire rang of op ration of the system. A key element i introduced in the circuit 
to reduce the rate of current change di/ dt in the rectifi r diodes. This chang not 
only reduces the recovery reverse losses in the rectifier but also provides the basi 
for tackling other critical issues such as switching and conduction loss s in the MO -
FETs, and transform r ringing. Figure 2.14 shows th circuit schemati wher two 
small inductors (La and Lb) are added in s ri s with the upper re tifi r diodes (D5 
and D 7 ). A complet analysis of the switching waveforms for the proposed topology 
is presented in thi ection with a view to evaluating switching, conduction, and r -
covery reverse loss s mechanisms for each device. 
The proposed topological arrangement is not limited to phase shift PWM or ZVS; 
the modulation or witching sequence is fiexibl and the proposed topology is r -
ferred to as the full-bridge modified soft switching topology. The selected switching 
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Figur 2.14: implifi d ircuit schematic for the modifi d topology of th full-bridg 
forward onv rt r. 
sequence is pre nted in Fig. 2. 15 and aims to r et t h transformer primary CUlT nt 
by transferring th energy accumulated in the leakage indu tan ba k to the l w 
voltag de bu ·. The gate signals for Q2 and Q4 operat with a duty c cle slightly 
higher that 50o/c to create a brief z ro voltage ondi tion in th primary to ensur Z 
turn-on in b th Q2 and Q4 (with zero r v r recov ry lo es in D2 and D4 ). Wh n 
the zero voltage tate is cleared, the en rgy in the leakag inductance is transf rr d 
to the low voltage de bu through D 1 wh n Q2 turns off or through D3 when Q4 turns 
off. 
To succ sfully produce the desired eff t, Q2 (and Q4 ) mu t operate with fix d 
duty cycl and th driving puls s for Q1 (and Q3 ) mu t be aligned to the right 
depi t d in Fig. 2.15 (v91 and v93 ). D ad time insertion is g n rated betw n th 
upper and lower gat signals. Henc , the duty cy 1 appli d to the primary of th 
transformer is controll d by Q1 and Q3 only. 
By eliminating the zero voltage stat on the econdary of th tran former , th 
elected topology presents a uniqu f atur that helps to r due transform r ringing 
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Figure 2.15: Full-bridge modified soft switching converter: main primary and sec-
ondary voltage and current waveforms. 
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4()( 
problems. A can b seen in Fig. 2.15, the turn-on edge on the primary voltag Vp 
is partially reflected to the transformer ·econdary v8 , hence incr asing the effective 
duty cycl and reducing transformer ringing. 
By following the same process as the previously analyzed conv rter, th waveform 
of MOSFETs 11!1 comprising Q1 and its respective body diode D 1 is fir t inv stigated 
when the converter is operated und r a h avy loading condition. Figur 2.16 shows 
the switching waveforms for M1 and M4 during a full cycle period, including th gate 
voltages ( v91 and 1 9J and drain-to-source val tages ( v Ml and v M 4 ), and currents for 
the MOSFET -channel (iQ1 and iQ4) and the body diodes (iDI and i 04 ). 
An interesting effect in the current rate of change di/ dt of Q 1 can be identifi d in 
the t 1 - t 2 interval which is produced by the action of the inductors La and Ltk· It 
can be seen that at turn-on the current in Q1 starts at zero at t 1 and slowly ramp up 
until it reach s th current level of the filt r inductor reflected to the primary i~ at t 2 . 
The approximate slope of Q1 current within t 1 - t 2 is given by ~/(Ltk + L~), where 
L~ is the auxiliary inductor La reflected to th primary (La << L). This transition 
presents a quasi-zero current turn-on switching (ZCS) for Q1 with reduc d switching 
losses. The turn-on losses under ZCS are highly dependent on the MOSFET output 
capacitance Co and input voltage as given by 
1 2 
Pzosscoss = 2 Coss Fsw VR (2.3) 
Clearly, the mam factor in (2.3) is the converter input voltage Vn2 . Sin e the 
converter input voltage ranges b tw n 22 - 50V, the power losses a ·sociat d with 
Coss during turn-on are low when compared to typical 400V applications (i.e. , 
telecom and s rv r power supplies). 
From instant t 2 iQ1 continues to ramp up with slope ~ - V0 ' /(Lu. + L~ + L') until 
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Figure 2.16: Full-bridge modified soft switching converter: voltage and current wave-
forms for upper M1 and lower M4 MOSFETs. 
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t3 , where Q1 turns-off at under hard switching conditions like in ZVS. Later , starting 
at t5 the body diode D1 has a brief conduction interval t5 - t 6 to return the energy of 
the leakage inductance L1k to the input de bus. The transformer primary curr nt ip 
is therefore reset to zero. The reverse recovery losses of D 1 is determined by Ltk , the 
forward conduction current and the input voltage Vi . In spite of the reverse recovery 
losses, one of the key advantages of forcing the transformer circulating current to 
zero is to minimize the conduction losses in the MOSFETS whic far outweigh the 
reverse recovery losses. As can be seen in Fig. 2.16, the conduction interval for 
Q1 is given by the duty cycle of v9 ,. Unlike ZVS, the proposed concept prev nts 
circulating current in the transformer and allows power to be transfered during the 
entire conduction interval. This is a key requirement in low-voltag , high-curr nt 
applications where the conduction losses are substantial. Recall that condu tion 
losses are given by PtosscoN = RdsoN iQ, 2 , where the MOSFET on resistan e RdsoN is 
a function of the device temperature. For example, the IRFB4110 has 3. 7m0 at 25 C 
and 6m0 at 100 oc (typical) , resulting in 51¥ conduction losses for only 30A RMS 
at 100 °C. Clearly, minimizing the RMS current by means of eliminating circulating 
current through the switches becomes essential to maintain high efficiency. As well, 
paralleling MOSFETs to reduce Rd oN i · needed as the converter power rating 
increases. The upper switch M3 presents the same waveforms as M 1 at different time 
instants. 
The lower MOSFET M4 operates with reduced conduction losses and ZVT as 
explained below. The turn on transition in the lower switch M 4 (and !V/2) occurs 
when D4 (and D2) is und r conduction , as depicted in Fig. 2.16 at instant t J· The 
MOSFET turns on with ZVT and no reverse recovery losses for diode D4 (and 
D2). There is a brief reverse conduction interval t J - t9 in Q 4 (and Q2 ) until the 
current in the primary of the transformer is cleared at t 9 . Two slopes in the switch 
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current can be identified within t J - t9 , V0 ' I (L1k + L~ + L') at the b ginning and 
an approximate fast transition slop ~I (Ln. + L~) until the current reaches zero. 
Q4 remains in on-state with zero current (no power losses) until Q1 turns-on at t 1 . 
The primary current ip flows through both Q4 and Q1 during t 1 - t 3 . How ver, Q4 
continues to conduct until Q2 achi ves soft switching turn-on during ta - tc. Thr 
effects ar illustrated in this interval. First, a small drop in the primary curr nt is 
experienced at ta due to the t ransformer core losses and distribution of leakage in 
the primary and secondary windings. Second, the current in Q4 ramps down in the 
interval ta- tb with a slope given by - V0 ' I (Ltk + L~ + L'). Finally, at tb instant, Q4 
turns-off with hard switching, like the prcviou ·ly analyz d full-bridge onvert rs. M1 
remains inactive unt il diode D4 is forward I iased starting at te, creating a curr nt 
path for the primary current during the dead time interval te - t J. As mentioned 
before, D4 turns-off with soft switching at t J. 
In order to complete the analysis of th wav forms the output r ctifier should 
be investigated. The current and voltage waveforms for D 7 (upp r) and D8 (low r) 
diodes are presented in Fig. 2.17 wher both onduction losses and r verse recovery 
instants can be identified. The analysis start with diode D 7 which has the same 
behavior as D5 . The turn-off transition from forward bias to blo king is illustrated 
in the interval t1 - t2 . The transformer ondary current begins to ramp down 
when v91 enables M 1 . The transition is limited by Lb and Ltk and the lope can be 
approximated by, - V/' I(L;~ + Lb) where ~" and Ltk" are the input voltage and 
primary leakage inductance reflected to the se ondary. Both D7 and D5 experi nee 
moderate reverse recovery losses due to di I dt , as indicated at instant t 2 for D7 . As 
well, the ringing on VD7 is reduced as shown at instant t2 , which also help to reduce 
r verse recovery losses. From t 2 until t3 , D7 remains blocked and is forward biased 
again at t~ , where th current ramps up with an approximate lope V./' I (L;~ + Lb) 
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Figure 2.17: Full-bridge modified soft switching converter: voltage and current wave-
forms for upper D7 and lower D8 diodes. 
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until it reaches t~. This instant corresponds to the matching between current in Lb 
and the current of the output filter inductor L. Thereafter, from t~ to t 5 , the slop 
of iD7 is given by, Vi" - Va/(L;~ +La+ L). 
At the end of th conduction of M2 at t 5 , a small drop in iD7 is produ ed due to 
the transform r core losses and distribution of leakage in th primary and secondary 
windings which ends at t 6 . Finally, the conduction interval in D7 is given from t~ to 
t 2 of the next switching cycle. While D7 and D 5 present similar current waveforms 
as in the ZVS converter, the proposed topology and modulation sequence provides 
advantageous transformer ringing reduction. This helps to minimize or eliminate 
snubbers and reduce the blocking voltage of t he rectifiers and its associated Qrr. 
The propos d topological arrangement presents a substantial improvement in the 
lower rectifiers D6 and D8 as follows. Figure 2. 17 shows the dead t ime insertion 
between v91 and v92 during the interval t3 - t4 in combination with conduction 
overlap b tween v94 and v92 during the interval t4 - tb . During this period and due to 
the eflect of La and Lb , diode D experiences a fast transition from high conduction 
current to near zero current. When v93 drives M3 , the converter input voltage is 
partially reflected to the secondary and blocks D8 immediately with a transition 
that virtually liminates reverse recovery losses in D8 , considering the very low 
forward bias current (IF) in D8 at that instant. The blocking transition occurs in 
two interval with moderate ringing, from td to t~ while iD7 ramps up, and from t~ 
to te, wh re the full input voltage is reflected to the output of the rectifier. The 
conduction interval for D8 is given from te to tc of the following switching cycle. 
One more technical challenge that exists in the ZVS topology, i.e., transformer 
ringing, is addressed in the proposed topology. As described in Section 2.2, 
transformer ringing in a traditional rectifier stage is associated with a zero voltage 
condi t ion created by the filter inductor when the converter is op rated in cont inuous 
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condu tion m de (m dium to high loading). In discontinuous onducti n mode (light 
loading ondition), th oscillation in the transformer dep nd on the turn-on tim . 
Transform r o cillation results in undesirable effect such as high maximum r vers 
voltage rating for the diode , x ssive EMI, over voltag betwe n winding and 
power lo e in auxiliary snubber cir uits. The concept of avoiding a zero voltage 
ondition on the transformer secondary is addressed in th proposed topology in 
the following manner. The inductors La and Lb prevent simultaneous onduction of 
D5 , D6 , D7 , and D during initial turn-on intervals. Thi ffect can b explain d 
du to th opposition of current change by the inductors and th s qu nee in whi h 
the diod ar forward biased. As a r ult the turn-on pul i partiall refie t d to 
the secondary f th transformer a if th converter wer op rating in eli continuou 
conduction mode. Hence, the oscillations ar significantly r due d under any loading 
condit ion and partially depend on th turn-on time of the MO FETs. As di cussed 
before, th quasi-zero current turn- n transition allows prol nged turn-on tim s 
without aff ting switching lo ses ignifi antly. With the obj tive of highlighting th 
reduction in th transformer ringing Fig. 2.17 shows simulati n r sults of the effect 
of ringing in the rectifiers ( v 07 and v 0 8 ) for the proposed topologi al arrangement. 
While the voltag peak reaches 400V in this case simulation results for the ZVS 
counterpart (Fig. 2.13) under th sam onditions, shows that th voltage peak 
exceeds 500 V. 
In summary th waveform pr s nt d in Fig. 2.17 for the modifi d oft switching 
topology r v al t hes significant improv ments over the existing topologi s: 
1) Th - auxiliary indu tors La and Lb hape the current wav forms of D5 and D7 
during r v rs recovery. Therefore, th inductor values can b s 1 t d to achiev a 
desired Qrr in the upper diodes and hen control the total r v r r overy pow r 
loss s. 
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2) Diod s D6 and D experienc very low rev rse recovery loss s, unlike the existing 
ZVS, which is explained by ncar-zero forward current when th r duccd r v r e 
voltage is applied. The losses can b calculated using (2.2), wh r Qrr is substantially 
reduced due to low lp. 
3) The pres nee of La and Lb signifi antly reduce oscillation and th peak r v rs 
voltage appli d to D 6 and D that re ult from transformer ringing. 
These improvements further in rease the efficiency of the r ctifi r stage in addition 
to the efficiency gains of th power MOSFET stage. Thes f atures clearly highlight 
the superiority of the proposed modified topology over the exi ting ZVS arrang m nt. 
2.5 High-frequency High-power Density Power 
Converter Prototype 
A high-fr quen y high-power d n ity power stage was p cifically developed to 
p rform experimental tests of the advan ed proposed topology and the s lect d 
control strategy. This flexible power stage comprises two separat printed cir uit 
board (PCB) layouts for the pow r stage and the drivers. Th pow r MOSFETs in 
the power board ar symmetrically distribut d and mounted on a singl heatsink. 
The layout tak s advantage of the entire area of the board by using a combination 
of power ground plane and polygon planes to reduce the urr nt d nsity. Th input 
capacitor bank is also mounted on the power board to minimiz th stray indu tan e 
along the path to th witches. As w 11 , thin film snubber apacitors were mount d 
a ros each 1 g to uppress voltage spik s generated by di tributed stray inductan 
during turn-off tran itions. 
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Figure 2.1 hows four views of the power converter during its mounting pro 
As can be seen in t he power board, the MOSFETs are placed on the bottom lay r 
(power ground plane) ready to be attached to the heatsink (upper right view). Thi 
arrangement is flexible and allows the us of different MOSFETs and heatsinks to 
comply with th rmal management requirements. The top layer of the power board 
includes bulk input capacitors and snubber capacitors distributed across the cent r 
of the board (lower left view) . Since the pins of the MOSFETs (gate, drain, and 
source) are available on th top side of the power board, the drivers board is dire tly 
snapped-in to reduce the distance among them without int rfering with th high 
current path of the power board. Th drivers are isolated through a high frequ nc 
low power transformer that supplies each driver and optoisolators for the gating 
signal that comes from t he control board. 
As discussed in Section 3.1 , the current m the input of the transform r h 
two switches in its circulation path. Sine the output voltage of the FC could be 
a low as 20V (50A per kilowatt) , the voltage drop across the switches must be 
minimized to reduce conduction los es, which are determined by the MOSFETs 
on-resistance RdsON. By following this criterion, a number of switches in par all 1 
has been arranged to limit the instantaneous conduction losses. Power losses in th 
switches not only reduces the ov rall efficiency of the convert r but also requires a 
larger heat management system. In this design trade-off, cost p r switch, driver p ak 
current, and space must also be considered. The proposed d sign concept aim to 
minimize the distance between the bulk de capacitors, snubbers, MOSFETs, drivers, 
and transformer to reduce the strenuous effect of distributed stray inductances. 
By Following the same concepts des ribed above, a 2.5kW power converter shown 
in Fig. 2.19 was developed, featuring high-current capability and high-efficiency. Th 
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Figure 2.18: High-frequency power converter prototype. 
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components were strategically organized in a 6 oz copper clad. The thickness of the 
PCB was selected to maintain the current density within acceptable l vels (recall that 
the input current may reach 125A) . This concept replaces multilayer PCB designs and 
en sur s low stray inductance. Similar to the previous converter , two main criteria 
wer followed to produce this power conver ter: compon nts distance minimization 
and ymmetrical layout. Two distinctive sides can be identified in Fig. 2.19: hot 
layer, where the transistor, diodes, heatsinks, and magnetic elements are located (left 
view), and the cold layer where the capacitors (sensitive to temperature) and driv rs 
are placed (right view) . The heatsinks in the hot layer create channels to facilitate 
heat removal using forced air. The bottom or cold layer includes snubber and bulk 
capacitors which are symmetrically distributed at the minimum possible distance to 
the switches to minimize stray inductances. For exampl , the snubber capacitors 
(square blue case) are placed right on top of the switches. Any stray inductance 
b tween these two elements is purely due to the effect of the case terminals (i.e., 
T0220) . As well, the converter input terminals are symmetrically distributed to 
equally supply the capacitor bank. Finally the driver, which is a critical component 
in the system, is snapped-in the terminals of the MOSFETs. Details of the design 
and development the power converter can be found in Appendix A. 
2.6 Experimental Results and Validation 
The power converter prototype presented in the previous section was mployed to 
validate the proposed converter waveforms and measure efficiency gains. An arrange-
ment of resistive loads was employed to perform the measurements. The converter 
was evaluated for the ZVS topology (Fig. 2.10) and the proposed modified topology 
(Fig. 2.14) using th parameters and parts in Table 2. 1. For the ZVS operation, in-
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Figure 2.19: Power converter prototype. 
ductor Lzvt was included and La and Lb removed. On the other hand, the propos d 
modified topology was operated using La and Lb and removing Lzvt· 
2.6.1 Validation of Zero Voltage Switching Waveforms 
The waveforms analyzed in Section 2.3 were verified by measuring a complete switch-
ing cycle in M 1 , M4 , D7 , and D8 under medium loading condition. The selected 
switching frequency was 40kHz to facilitate the visualization of the waveforms, which 
is t he minimum admissible frequency to avoid saturation in the transformer core. Fig-
ure 2.20 shows MOSFET M 1 drain to source voltage (Chl) and gate to source (Ch2) 
signals along with the secondary current waveform is (Ch4). Since minimization 
of stray inductances is a priority for such a high current input side (i.e. , 66A for 
P0 = 1.2kW and Vfc = 18V), current measurement in the primary is avoided and can 
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Table 2.1: Converter Parameters (ZVS and proposed) 
Parameter Value/ Part 
Vfc 18-40V 
Vo 220V 
PO NOM 1.5kW 
Ml , M2, M3 , M4 2x iRFB4110 
Ds, D6 , D7, Ds DSEI2x30-10B 
L 1.33mH 
Lzvt, La, Lb lOuH 
c 680uF 
Fsw 40-lOOkHz 
Trans f. Core 3F3-E55/28/25 
Trans f. primary turns NP 2 (foil) 
Trans f. primary turns Ns 26 (stranded) 
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Figure 2.20: Lower side MOSFET M 1 waveforms under ZVS operation: Drain to 
source voltage (Chl) , gate to source signal (Ch2) , and transformer secondary current 
(CH4). 
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Figure 2.21: Lower side MOSFET M4 waveforms under ZVS operation: Drain to 
source voltage (Chl) , gate to source signal (Ch2) , and transformer secondary current 
(CH4). 
be inferred from the secondary current. It can be seen in Fig. 2.20 that the turn-on 
transition occurs under ZVT (t1) and the turn-off (t3 ) experiences a hard switching 
transition, resulting in the conduction interval t1 - t 3. During t 5 - t6, diode D 1 be-
haves like a voltage clamp (dead time insertion). 
Waveform measurements for MOSFET M4 (lower side switch) are depicted in 
Fig. 2.21, where the hard switching turn-off and ZVT turn-on are indicated at ta 
and td respectively. Diode D4 conduction interval occurs during dead time insertion 
tc- td with no reverse recovery losses. All the waveforms are in accordance with the 
analysis performed in Section 2.3 for the input side of the power converter. 
The moderate current rate of change in the rectifier side is shown in Fig. 2.22. 
The upper diode D7 voltage conduction interval is given by t 1 - t 2 . Reverse recovery 
occurs at t2 , where a small negative current peak can be seen due to the effect of Qrr · 
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Figure 2.22: Upper side diode D7 waveforms under ZVS operation: anode to cathode 
voltage (Chl), diode current (Ch4), and transformer secondary current (Rl). 
As predicted in the simulations, the ringing peak voltage in D7 is high, increasing the 
reverse recovery losses. The lower side diode D8 waveforms are shown in Fig. 2.23, 
which experiences the same reverse recovery conditions as D7 with moderate di/ dt 
and large ringing peak voltage. As in the previous figures, the experimental wave-
forms are in accordance with the theoretical waveforms described in Section 2.3. 
2.6.2 Validation of Modified Topology Waveforms 
Similar to the ZVS case in the previous subsection, a complete switching cycle in 
M1 , M4 , D7 , and D8 was measured under medium loading condition to validate 
the waveforms analyzed in Section 2.4. In order to facilitate the visualization, the 
switching frequency was set to 40kHz. Figure 2.24 shows the waveforms of MOSFET 
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Figure 2.23: Lower side diode D8 waveforms under ZVS operation: anode to cathode 
voltage (Chl), diode current (Ch4), and transformer secondary current (Rl). 
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Figure 2.24: Upper side MOSFET M1 waveforms in the proposed modified topology 
under medium loading condition: Drain to source voltage (Chl), gate to source signal 
(Ch2), and transformer secondary current (CH4) . 
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Figure 2.25: Lower side MOSFET M4 waveforms in the proposed modified topology 
under medium loading condition: Drain to source voltage ( Chl), gate to source signal 
(Ch2) , and transformer secondary current (CH4). 
M 1 , including gate and drain-to-source voltages, and the secondary transformer 
current. It can be seen that the MOSFET current starts at zero (ZCS) at t 1 and 
slowly ramps up until it reaches the current level of the filter inductor at t2. The 
MOSFET turns-off at t3 under hard switching conditions like in the ZVS topology, 
limiting the conduction interval to t1 - t 3 . The body diode D 1 conduction interval 
can be seen in t5 - t6 , which returns the energy of the leakage inductance to the 
input de bus and avoids circulating current in the primary. 
Lower MOSFET M4 waveforms are shown in Fig. 2.25 where the ZVT turn-on 
can be seen at instant t1. At tb instant, Q4 turns-off with hard switching, like in 
the ZVS converter. As well, D4 turns-off with soft switching at tf. The conduction 
interval in M4 is similar to that of M1 , showing reduced conduction losses. 
The upper output rectifier waveforms are shown in Fig. 2.26. The turn-off 
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Figure 2.26: Upper side diode D7 waveforms in the proposed modified topology under 
medium loading condition: anode to cathode voltage (Chl), diode current (Ch4), and 
transformer secondary current (Rl). 
transition from forward bias to blocking is illustrated in interval t 1 - t2 . The effect 
of Lb and Ltk can be seen in the current transition, resulting in moderate reverse 
recovery losses at instant t2 . Instant t~ corresponds to the instant when the current 
in Lb matches the current in the output filter inductor L. From t~ to t 5 , the slope of 
i07 is mainly due to L. The conduction interval is defined from t~ to t2 of the next 
switching cycle. As can be seen, the transformer oscillation are small and experience 
a fast damping (beginning at t 2 ). Only an initial peak is experienced due to the 
effect of the stray inductance in the current path (hall effect sensor measurement 
path) and Lb. This provides a clear indication that the proposed arrangement only 
requires a small local snubber connected from D7 cathode to L input terminal, as 
opposed to the well known bulky snubber circuit in ZVS circuits. 
The substantial improvement in the proposed modified topology is better appre-
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Figure 2.27: Lower side diode D8 waveforms in the proposed modified topology under 
medium loading condition: anode to cathode voltage (Chl), diode current (Ch4), and 
transformer secondary current (Rl). 
ciated in the experimental waveforms for D8 depicted in Fig. 2.27. During ta - tc 
period and due to the effect of La and Lb , diode D8 experiences a fast transition from 
high conduction current to near zero current. At td the converter input voltage is 
partially reflected to the secondary and blocks D8 immediately with a soft transition 
that produces very low reverse recovery losses in D8 . Two interval in the blocking 
transition with desirable moderate ringing can be seen, from td tot~ while iD7 ramps 
up, and from t~ tote, where the input voltage is totally reflected to the output of the 
rectifier. Finally, the conduction interval in D8 is given from te to tc of the following 
switching cycle. 
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2.6.3 Comparative Efficiency Measurem ents 
In this subsection, a comparative evaluation of combined switching and conduction 
losses is presented for ZVS and the proposed modified topology. The same power 
devices, power transform r , drivers, dead t ime insertion, heatsink and fan , and out-
put filter was employed in both cases to ensure an adequate comparison (Table 2.1). 
Note that the objective of this section is to clarify the efficiency gains in the propos d 
modified topology rather than performing an absolute measurement of the converter 
efficiency. The efficiency measurement account for the power switches, PCB, connec-
tions and magnetic parts and does not include losses in the controller and drivers. 
For ZVS operation, the auxiliary Lzvt inductor was included while removing La and 
Lb. The proposed modified topology was operated using La and Lb while removing 
Lzvt· 
The first test was performed for low input voltage Vfc = 18V under variable load-
ing conditions (50-1000W range) , which is shown in Fig. 2.28. The efficiency of the 
proposed full-bridge modified topology (referred to as FB-M in the figure) is depicted 
with blue circle markers, while the full-bridge ZVS (FB-ZVS in the figure) is illus-
trated with black star markers. It can be seen that full-Bridge modified topology 
presents an efficiency gain beyond 1% from 50W to 400W when compared to full-
bridge ZVS. From 400W the difference remains close to 1%. Since the losses in the 
power conversion process produce heat in the power stage, 1% efficiency gain results 
in more than 10% reduction in the thermal management requirements of the power 
converter. This lead to higher power density (volume per watt) and reduced cost. 
The tests were replicated for higher input voltages, which are shown in Fig. 2.29 
and Fig. 2.30 for Vfc = 25V and Vfc = 30V respectively. As expected, the fficien-
cies for both converters were reduced. However, the proposed full-bridge modified 
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Figure 2.28: Comparative efficiency measurements for the proposed full-bridg mod-
ified topology (FB-M) and the full-bridge ZVS (FB-ZVS) with Vfc = 18. 
topology widened its efficiency gain to approximately 1.5% and 2% for Vfc = 25V 
and v fc = 30V respectively. This is a major improvement that can be explained as 
follows: When the input voltage increases, full-bridge ZVS topology experiences un-
necessary conduction losses due to circulating current in t he MOSFETs as a result of 
reduced duty cycle. As well, the converter is out of ZVS operation under light loading 
conditions and the rectifier reverse recovery losses incr ases due to the higher reflected 
input voltage in the secondary of the t ransformer (blocking voltage in the diodes). 
The proposed full-bridge modified topology avoids circulating current (major advan-
tage) but increases turn-on losses in !Vft and M 3 due to higher accumulated en rgy 
in Coss· evertheless, the reduction in conduction losses overshadows the turn-on 
losses in this low voltage application. The increase in the output rectifier blocking 
voltage mainly affects the upper diodes in the full-bridge modified topology (like in 
full-bridge ZVS) , but the reverse recovery in the lower side diodes remains very low. 
79 
94r-----~----~----~----~----~~~ 
93 
92 ·· o · oo .o .o 
o : 0 
_....-.._ 91 . ... 0 ·:· .. o 
l::f( 90 ° ... *· . * * . *. * : 0 ·0 g 89 0 . **· :. *. * . -"'- . . . () 
-~ ?I' 
u 
tE 
~ 
88 .. *. * 
87 ..... · .. . . 
* 86 0 FB-M 
85 * FB-ZYS . 
84L-----~----~----~----~----~--~ 
0 200 400 600 800 1000 
Power (W) 
Figure 2.29: Comparative efficiency measurements for the proposed full-bridge mod-
ified topology (FB-M) and the full-bridge ZVS (FB-ZVS) with Vfc = 25. 
The efficiency surface as a function of output power and FC voltage is presented for 
both converters in Fig. 2.32 and summarize the results presented in Figs. 2.28-2.30. 
Even though efficiency characterization in power converters is traditionally per-
formed using fixed input voltage (like in the previous cases) FC power conversion 
requires the use of a polarization curve. As described in Chapter 1 Section 1.1.1 , the 
FC output voltage is a function of the operating conditions in the FC, the output cur-
r nt being the predominant factor . A comparative evaluation was carried out using 
the FC polarization curve in Table 2.2, which corresponds to a PEM Ballard Nexa 
1.2kW in steady state operation. The results for both full-bridge modified topology 
and full-bridge ZVS are shown in Fig. 2.32. It can be seen that the efficiency of the 
proposed full-bridge modified topology is 2% better than full-bridge ZVS under any 
loading condition. An efficiency gain of 2% in a power converter with an overall ffi-
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Figure 2.30: Comparative efficiency measurements for the proposed full-bridge mod-
ified topology (FB-M) and the full-bridge ZVS (FB-ZVS) with Vfc = 30. 
ciency of 90% provides an improvement close to 20% in the thermal management of 
the power stage and allows the use of lower cost power semiconductors. This can be 
considered as an excellent improvement towards power density and cost of the power 
conversion stages. As well, t he cumulative fuel savings (i.e., hydrogen or methanol) 
using the proposed modified t opology is advantageous for any operating condit ion 
(light , medium, or heavy). 
2.7 Summary 
In this chapter , the full-bridge forward converter was selected as a base de-de topol-
ogy and initially investigated under tradit ional hard switching phase shift PWM and 
ZVS operation. A modified topology and novel modulation sequ nee (modified soft 
switching) was proposed to improve the efficiency of t he converter, taking into consid-
81 
,..-.., 
~ 
'----" 
e 
>=l Q) 
"(J 
tE 
~ 
94 
92 
90 
88 
86 
, - FB-M I 
:---FB-ZVS 
84 
0 
Power (W) 
1000 18 
FC voltage (V) 
Figure 2.31: Comparative efficiency measurements for the proposed full-bridge mod-
ified topology (FB-M) and the full-bridge ZVS (FB-ZVS). 
82 
30 
Table 2.2: Fuel Cell polarization curve points 
Vfc 'tfc Pfc 
42.8V 4.27A 183.0W 
41.6V 5.74A 239.1W 
39.87V 8.92A 356.0W 
38.6V 10.95A 423.ovv 
36.84V 14.33A 528.2W 
35.7V 16.95A 605.3W 
33.83V 20.94A 708.6W 
32.38V 24.52A 794.1W 
30.07V 29.82A 896.8W 
27.57V 35.77A 986.3W 
22.03V 48.66A 1072.2W 
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Figure 2.32: Comparative efficiency measurements for the proposed full-bridge mod-
ified (FB-M) and the full-bridge ZVS (FB-ZVS) using a polarization curve. 
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eration the voltage r gulation nature of th polymer-ele trolyte F power sour . 
comprehensiv analysis of the wav forms was carried out to chara t rize the conv rt r 
power loss mechanisms and effici ncy gains. Th waveforms were xperimentally val-
idated u ing tate-of-th -art prototyp s specifically de igned and developed for thi 
purpose. Finall , comparative effici n y measurements wer perform d to highlight 
the efficiency gain under different loading conditions. It was demonstrated that th 
efficiency of the proposed full-bridge modifi d topology is 2% bett r than th full-
bridge ZVS when operated with a FC power ·ource under any loading condition. The 
proposed topology for de-de isolat d pow r conversion overcom s major drawba ks of 
the traditional full-bridge forward onv rter that arise from its operation unci r th 
high input curr nt and r laxed voltag r gulation of the FC. 
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Chapter 3 
System Level Behavior: Low 
Frequency Ripple Current 
Elimination 
As alternative energy converters, Fuel Cell (FC) systems are characterized by a high 
level of interaction between the power source (FC) , the power conditioning stage, 
and the load [21, 56] . For this reason an effective power conversion scheme requires 
coordinated operation of the entire system while minimizing power losses [57]. In 
this work, the interaction between the components of the system are identified and 
discussed with a view to maximize the power extraction in the FC while maintaining 
high power quality. A solution referred to as swinging bus is investigated to eliminate 
undesirable low frequency ripple current in the FC and reduce storage l ments. As 
will be seen, all the stages in the system and their respective specifications are crit-
ical for a successful operation. In this chapter a study of the behavior of the power 
generation scheme at the system level is presented. 
The conceptual block diagram of the proposed FC power generation system pre-
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Figure 3.1: Conceptual Block Diagram ofthe Proposed FC Power Generation System. 
sented in Chapter 1 is depicted again for conveniece in Fig. 3.1, where the four ub 
systems are shown as the FC cell stack and controll r , isolated de-de converter, power 
inverter and load. In this arrangement , the operation of the system can be prelimi-
nary summarized in the following manner. The FC controller adjusts the operating 
point to match the power required by the load . The isolated de-de converter elevates 
the non-regulated de output voltage of t he FC and behaves like a curr nt source that 
extracts energy from the FC with negligible low frequency ripple current. The output 
of the de-de converter feeds t he inverter and acts as a swinging bus to absorb the 
low frequen y ripple current generated by the inverter. The controller of the inverter 
generates the modulation pulses to drive the inverter power stage, producing high 
quality output power while rejecting the variations of the de swinging bus. ote that 
the loading conditions for the inverter ranges from resistive to non-linear, high crest 
factor loads. The following section presents a description of the role and characteri tic 
behavior of each stage within the syst m. 
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3.1 System Components D escription 
This section starts with a review of the dynamic behavior of a polym r-electrolyt FC 
focusing on the aspects that are relevant to stationary power conditioning. Two main 
characteristic behaviors are discuss d , namely power availabili ty and power redu tion 
due to ripple curr nt for fixed operating conditions. The analysis is followed by a 
definition of the requirement for the de-de converter stage and its control sch m . 
This stage aims to maximize power extraction from t he FC by m an of avoiding low 
frequency ripple current. Finally, the inv rter stage ( dc-ac) is addressed, highlighting 
the need for high quality output power under a wide input voltage range and loading 
conditions. As a r sult of the combin d effects of the inverter operation and the rippl 
elimination technique in the de-de power stage, the de bus capacitor voltage swings 
with doubl the lin frequency to absorb low frequency rippl current. 
3.1.1 Fuel Ce ll as a Power Source 
Commercial FC power sources provid unregulated de output voltag with high-
current capability. As the output current increases the output voltage experiences a 
significant drop due to the output impedance of the cells. The steady state behavior 
of a polymer-electrolyte FC with fix d operating conditions can be represented with 
a non-linear polarization curve (v-i characteristics). If the operating conditions are 
modifi d, a new polarization curve is obtained. This change in the polarization curve 
occurs very slowly due to the high heat capacity of the cell and slow mass transp rt 
processes in the flow fields and electro I s. A fast dynamic b havior, however, takes 
place when the operating conditions are fixed and the output current hanges [17]. 
When a con tant power step is applied to the output, the FC is able to adjust its 
output current instantan ously to mat h th power demand. Moreover, the operating 
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point (OP) can depart significantly from the steady state polarization curve during 
transients, denoting the effect of t he charging and discharging of the cell 's doubl 
layer capacitance. 
The double layer capacitance also has an important implication in operation with 
inverters. Low frequency ripple current on the de power source, in this case th FC 
pow r system, is inherent to single-phase and three-phase inverters with unbalanced 
load. For single-phase inverters, the fundamental frequency of the ripple is double the 
line frequency in addition to harmonics. In order to illustrate the impact of ripple 
current in FCs, a single polymer- lectrolyte cell was evaluated experimentally and 
the results presented in Chapter 1, Section 1.1. For conveniece, Fig. 1.6 is depicted 
again in Fig. 3.2(a) showing current extraction at 25Hz and 400Hz ripple current. 
As can be seen, the trajectory of the operating point has a hysteresis behavior and 
pivots at the de operating point (325mA). The hysteresis behavior, which denotes 
a phase difference between voltag and current, is associated with the double layer 
capacitor. As the frequency increases (i.e., 400Hz ), the hysteresis is reduced and t he 
power extraction increases as well. 
Figure 3.2(b) presents the power extraction as a function of frequency and ripple 
amplit udes of 10%, 30% and 50% of the de operating point (325mA). As expected, 
the curves show the decrease in power extraction when the amplitude of the ripple 
increases, while an increase in the ripple frequency helps to increase th power ex-
traction. 
Although the experimental tests were performed using a small laboratory polymer-
electrolyte FC, these results and conclusions are valid for larger electrode areas and 
stacks where the current levels and voltages ar larger. Having reviewed the power 
availability nature of polymer-electrolyte FC systems and how it is affected by ripple 
current, this work develops an integral scheme that coordinates the efforts between 
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the FC system and power conditioning stage to maximize the power extraction. 
3.1.2 DC-DC Converter Stage 
In the previous chapter, an advanced de-de power converter based on full bridge 
topology was presented featuring voltage boost , galvanic isolation, and improved 
efficiency. It has been demonstrated that the modified modulation or switching 
sequence combined with a mechanism to reduce stress in the rectifiers can reduce 
power losses and therefore the overall cost and siz of the power converter (i.e., 
simplified arrangement for thermal management). As well, it has been seen that 
the waveforms in the output LC filter reflect the behavior of a buck derived type of 
topology. 
Even though the topology selection is critical to achieve high efficiency de-de 
conversion and reliable operation, this chapter focuses on the way the de-de stage is 
operated. That is, the control scheme of the de-de stage rather than the topological 
89 
arrangement itself. Since the problem is treated with generality, the results are 
applicable to any buck derived topology (i.e. , traditional full and half bridge, ZVS, 
etc.). 
As di cussed in the previous section, the effect of low frequency ripple current 
produ s considerable reduction of power availability in the FC. When the amplitud 
of the ripple is reduced, the power extraction increases and can only achieve 100% 
extraction when the ripple current is zero (only constant de current drawn from 
the FC). Therefore, the de-de power converter should be operated as a constant 
current source to avoid low frequency current ripple in the FC. The low frequency 
ripple current in the system is generated by the inverter input current, which has a 
fundamental frequency that is double the line frequency for single phase inverters. 
Since the invert r extracts low frequency ripple current from the filter capacitor of 
the de-de converter any attempt to control a fixed voltage on this capacitor results 
in a reflection of the ripple to the input of the de-de convert r (FC system) . In this 
work, the concept of swinging bus is studied with the obje tive of eliminating the 
reflected ripple current. 
A multi-loop outer voltage-mode and inner current-mode control strategy is 
developed in th following sections to control the isolated de-de converter. In this 
way, the FC current extraction only contains high frequency ripple determined by 
the de-de converter switching frequency and the characteristi s of its input filter. 
Figure 3.3 shows a conceptual block diagram of the proposed de-de schem wh re 
the key waveforms are illustrated. It can be seen that the envelope of the current 
extracted by the invert r (i0 ) is pulsating with half the line frequency period 'Ttine · 
Since th de-de converter is controlled to produce a constant feed de current iL, 
the capacitor voltage V 0 swings to absorb the low fr quency ripple current i0 . Not 
that the ripple current in iL has double the de-de convert r switching frequency 
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Figure 3.3: Low frequency ripple current elimination scheme. 
which is much higher than the inverter out put frequency. The out put voltag of 
the de-de converter is maintained in average within a desired range by the action 
of the const a nt charging current , which is reflected to the FC syst em to maximize 
power extraction. The proposed cont rol scheme, therefore effectively regulates t he 
current injection into the filt er capacitor at the expense of a voltage swing in t he 
bus. The detailed investigation of the relationship between constant current injection 
and instantaneous output power is undertaken as part of the control scheme using 
different types of loading conditions and is presented in this chapter and Chapter 4. 
3.1.3 Swinging Bus Inverter Control Strategy 
The swinging bus concept described above is employed to absorb the 120Hz pulsating 
current genera ted by the inverter. As a result , the low frequency ripple current 
reflection in the FC is eliminated at the expense of the voltage swing in the input 
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terminals of the inverter. Since inverters are traditionally operated with stiff de 
input voltages, a swinging bus presents an unprecedented chall nge for the control 
scheme of the inverter. In order to comply with stringent standards for transient 
and steady state performance, a control scheme based on curved switching surfaces 
is developed in Chapter 4 to reject variations in the bus voltage whil providing high 
quality output power. since the proposed control scheme is close to tim optimal, 
this chapter assumes ideal operation in the inverter under any operating conditions. 
In the following sections, an in-depth description of the behavior of the power 
generation scheme behavior at the system level is presented. First, the background 
information provided in the preceding sections is further analyzed to establish a low 
to medium fr quency behavioral model. The model is then used to study critical 
interactions in both time and frequency domain (voltage and current waveforms) to 
identify the requirements for a successful realization of the system. 
3.2 System Behavioral Model 
In the previous sections, an introduction to the system components was d scribed 
including the effects of ripple current in the FC, the control strategy for de-de con-
version, and the swinging bus inverter. The dynamic behavior for each component 
can be viewed in two different timeframes: 1) high frequency range (i.e., switching 
frequency) and 2) low to medium frequency range (i.e., inverter output frequen y and 
harmonics) . It has been seen in Section 1.1.1 that the FC is presented wi th a low to 
medium frequency ripple current that affects the power extraction capability. It is 
desirable, therefore, to include this ripple range in the system-wide behavioral model. 
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The analysis begins with the FC electrical equivalent model where three basic 
lumped passive components and a voltage source are included. This accounts for 
the activation, concentration, and ohmic voltage drops, the double lay r capacitance, 
and the theoretical Nerds voltage. The FC equivalent model is presented in t he first 
portion of Fig. 3.4, which is accurate enough to serve the purpose of the system level 
study. 
The second stage in the system-wide model in Fig. 3.4 is the de-de onverter which 
is presented by four elements: a) The de-de transformer is employed to represent the 
isolation and conversion ratio as a funtion of the FC output current and dynami volt-
age change [36]; b) The current source accounts for an averaged model of the de-de 
converter inner current loop considering the large bandwidth and ·mall ripple current 
in the filter inductor. The fast dynamic response of inner curr nt loops in peak and 
averaging current techniques are well known and understood [58 60], and can exc eel 
the output filter cutoff frequency. Consequently, the ideal controlled current source 
satisfies the purpose of low to medium frequency evaluation; c) The control loop for 
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the current sourc is an outer voltage loop. This controller is of particular inter t 
and key to the successful operation of the overall system. The loop compensation 
bandwidth, and dynamic behavior will be investigated in th following s ctions to 
ensure low frequency rippl current elimination in the FC; d) Th last compon nt 
in the de-de converter stage is the output filter capacitor, where the swinging bus 
ffect takes place as indicated conceptually in Fig. 3.4. The capacitor is fed with 
constant current from the controlled current source and discharged by the inverter 
input current. 
Finally, the inverter stage is also averaged and represented by a current source 
that reflects the module of the system output current that is extracted from th bu . 
Typical current waveforms i 0 supplied by the de bus to the inverter are depicted in 
Fig. 3.4. 
3.3 Swinging Bus Analysis 
The swinging bus principle of operation can be understood in terms of charge capa i-
tor balance and with the aid of Fig. 3.5. In the first half of Fig. 3.5, the bus is operated 
with a traditional stiff control. In order to maintain fixed output voltage, th de-de 
controller injects pul ating current with double the inverter output frequency into th 
bus capacitor to maintain the instantaneous charge balanc . Th pulsating current 
waveform is directly reflected to the FC as indicated in Fig. 3. 5 (b). ote that th 
peak ripple current is large and contains 120Hz fundamental and harmonics producing 
significant losses in the FC stack. In order to obtain maximum power extraction from 
the FC, the op rating mod is changed to constant curr nt extraction and swinging 
bus voltage. Thi is illu tra ted in th second half of Fig. 3.5. In this case, the a-
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pacitor current has a zero average every 1/120 seconds, fulfilling the charge balance 
requirement at the expense of the voltage swing. The relation between the capac-
itor value and the power rating of the inverter determines the swinging boundaries 
(vnom±6), which are conceptually indicated in Fig. 3.5(a). Therefore, the capacitor 
value is selected to operate within t he inverter operating range, whil complying with 
operating life and ripple current capability. 
Under this operating mode, the resulting swinging voltage waveform is a function 
of the inverter loading condition. The objective of this section is to characterize in 
time and frequency domains the behavior of the bus voltage under linear, non-linear, 
and pulsating type of loads. The results obtained in this section will serve as basis 
to develop the feedback ({3) of the control loop. 
3.3.1 Time Domain Behavior 
The system operating under linear resistive load is analyzed first. Figure 3.6(a) shows 
a case example of a bus voltage with bus capacitor C = 680J-LF, nominal voltage 220V, 
and output operating peak current 9.6A (peak sinusoidal pulsating current for 1.5kW 
output power). As can be seen, t he voltage swings with a fundamental of double 
the inverter output frequency, in addition to harmonic distortion. The current fed to 
the inverter i 0 is illustrated in Fig. 3.6(b) with a solid line, which is basically a full 
wave rectification of the inverter output current. Note that the high frequency ripple 
current at the inverter switching frequency has b en neglected (only the envelope is 
considered), as it only produces small high frequency voltage ripple in the capacitor. 
The capacitor current is also shown, in which the zero charge balance for every 1/120 
seconds can be seen. This results from the subtraction between th constant input 
current supplied by the de-de converter and the output pulsating current fed to the 
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invert r. For the analyzed case, the small capacitor value produces a voltage swing 
close to 10% (p ak to peak) . 
The second analyzed waveform is a controlled rectifier pulsating type of load. 
Figure 3.7(a) shows the bus voltage waveform indicating two intervals: 1) voltag 
ramp due to constant current charg , where the capacitor current is equal to the 
const ant input urrent upplied by the de-de converter , and 2) portion of a sinusoidal-
like discharge when the load is activated. It can be seen that the voltage xcursion is 
larger when compar d to linear load, ven though the rms invert r input current is 
smaller. This is indicated in Figure 3. 7(b) wit h a 90o firing angle in the load rectifier. 
As can be se n, th voltage also swings with a fundamental of double the inverter 
output frequency, except for the fact t hat th harmonic distort ion is larg r. Again, the 
high frequency ripple (inverter switching frequ ncy) has been n glected for simplicity 
and only th nvelope is considered. Th capacitor maintains zero charge balance 
for ev ry 1/ 120 seconds to maintain 220V average capacitor voltage. That is, t he 
constant input curr nt supplied by the de-de converter minus the output pulsating 
current fed to th inverter has a zero average. 
The third wavefor m is a non-linear load with output current crest factor CF = 2.3 
typically produced by a full wave rectifier connected to a small inductance and large 
output capacitor bank Figure 3.8(a) shows the bus voltage waveform indicating two 
intervals: 1) a sharp voltage ramp produ ed by constant input current charge and 
zero out put curr nt, and 2) an abrupt voltage drop when the charges ar tran f rr d 
to the load with high crest factor current. The bus voltage res mbles a dual-slope 
triangular wav-form (close to a sawtooth) containing even and odd harmonics of t he 
fundamental. In this case, t he voltage peak to p ak swing is t he largest for all three 
cases analyzed. Figure 3.8(b) shows the envelopes of the capacitor current and output 
current supplied to the inverter. similar to the other cases, th constant input curr nt 
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is set to obtain z r harge balanc at 120Hz and maintain 220V bn voltage. 
From the analyzed waveforms (Fig. 3.6 to Fig. 3.8) , it can be seen that the bu 
voltage peak to peak excursion highly d pends on the typ f load. The swinging 
boundari ( Vnom ± b) , conceptually dis us d and illustrated in (Fig. 3.5) , defin th 
inverter input voltage operating range not only as a function f th pow r rating 
but a l o a. a fun tion of the loading typ . It can be conclud d tha n n-linear high 
crest factor output urrent presents the wor ·e case bus swing sc nario and should be 
considered in th proce s of selecting the bus capacitor. 
3.3.2 Frequency Domain B ehavior 
The analysis in t im domain presented in the previous section allow ci a better un-
d rstanding of the bus behavior and th ffect of swinging x ursion under cliff r nt 
type of load . In order to further charact erize the bus b havior, it is necessary to 
explore the sp ctral contents for each bu voltage waveform. Thi analysis will s rv 
as th basis to d v lop the signal proce sing block requir d a · part of t he feedba k 
([3) of th ontrol loop. 
The spectral contents are presented using the Discret F uri r Transform (DFT) 
under two types of windows, rect angular and Hamming. Th windowing eff ct is 
briefly discus d, as w ll as th impact of the number of sampl and sampling fr -
quen y. It b com s important to include these practical limitations in sampling fre-
quency memory torage capability, and processing overh ad du to the limit d re-
sources in low- ost DSP-based pla tforms mployed for control in pow r 1 ctronics. 
The ·ampling frequency for the bu voltag is considered from 3.6kHz to 36kHz, 
which is in accordance with the switching fr quency of IGBT inv rtcrs in high-pow r 
and low-pow r applications respectively (sampling frequency i commonly synchro-
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Figure 3.9: Bus voltage spectrum under linear loading condition. 
nized with PWM frequency carrier). However, since the window is required to cap-
ture at least one fundamental cycle of the inverter output voltage (1/60 seconds), 
the higher the sampling frequency, the larger the number of points and processing 
overhead. For example for Fs = 36kHz, a 600-point window is required while only 
60-point window is needed for Fs = 3.6kHz. Since it is desirable to use the mini-
mum possible number of points to minimize memory usage and arithmetic operations, 
60-point window is the preferred option. In fact, from the processing performance 
point of view, 2N-point window would be ideal (i.e., N=6 for 64-point). As will be 
seen, sampling frequencies of about Fs = 3.6kHz are well above the highest harmonic 
content in the bus voltage waveforms and can be obtained by decimation in inverters 
with higher switching frequencies. 
The spectrum of the bus voltage under linear loading conditions is examined 
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first , which is shown in Fig. 3.9. Two different type of windows are employed with 
Fs = 3.6kHz: a) rectangular windows with a length of L = 60 points, covering one 
cycle of the inverter output frequency ; and b) Hamming window with a length of 
L = 600, covering ten cycles. While the waveform under linear loading condition is 
a simple monotonic repetition for every cycle, the information contained in the DFT 
significantly varies due to the effect of window type and length. This can be seen in 
Fig. 3.9, where the peaks at de, 120Hz, 240Hz, and 360Hz can be clearly seen with 
the Hamming window and barely resolved with the rectangular window. Even though 
a 600-point Hamming window is required to visualize the peaks, a smaller window 
(i.e., 60-point) can be used for data processing. 
It can also be seen in Fig. 3.9 that the 120Hz component is predominant in the 
bus voltage (in addition to the strong de component) with operation under linear 
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Figure 3.11: Bus voltage spectrum under controlled rectifier pulsating loading condi-
tion. 
load. This frequency content can be considered as a perturbation to achieve constant 
current injection in the bus capacitor by means of controlling the average bus volt-
age. This is explained with the aid of the multi-loop control block diagram presented 
in Fig. 3.10. If the reference signal of the inner current loop were to be constant, 
then either the feedback loop ({3) or the compensator (A1) must eliminate the 120Hz 
perturbation from the bus signal. In the traditional approach to solve this problem, 
the compensator bandwidth (pole-zero) should be set low enough to eliminate 120Hz 
signal. Since the single pole provides poor stop band attenuation (-20dB/dec), the 
overall control bandwidth will be narrow, resulting in a sluggish dynamic response of 
the converter. 
In order to eliminate the 120Hz and harmonics without reducing significantly the 
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Figure 3.12: Bus voltage spectrum under non-linear loading condition. 
control bandwidth of the system, the use of a digital filter with special characteris-
tics is proposed. This filter is placed in the feedback loop ((3) to abruptly eliminate 
the undesired components in the bus voltage feedback signal. However, before car-
rying out the filter design, the bus spectrum is investigated under pulsating and 
non-linear loading conditions. Figure 3.11 shows the DFT of the bus voltage under 
pulsating loading condition. Similar to the previous case, the sampling frequency of 
Fs = 3.6kHz with rectangular windows (L = 60) and Hamming window (L = 600) is 
considered. It can be seen that for this case the peaks at 120Hz, 240Hz, 360Hz are 
larger than the linear counterpart. Finally, the DFT under non-linear load is shown 
in Fig. 3.12, where the largest peaks at 240Hz and 360Hz can be seen. 
From the examination of the DFT of the bus voltage under different loading condi-
tions, the dominance of the fundamental component at 120Hz was identified. As well, 
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it has b en seen that the harmonics at 240Hz and 360Hz becom more relevant with 
pulsating and non-linear load. It is n cessary to eliminate those components in the 
feedback loop ({3) of the control system. For thi purpose a digital filter i selected 
and characterized with the objective of minimizing harware processing requir m nts 
in terms of sampling frequency, memory storage capability, and processing overhead. 
3.4 Feedback Loop Signal Processing 
In this section att ntion is momentarily focused to solve a fundamental signal pro-
cessing problem in the feedback loop of the control block ({3) in Fig. 3.4. From th 
behavioral mod l presented Fig. 3.4, the voltage loop controller of the de-de conv rt r 
can be identified as the high-level system controller in th power generation system. 
This controller has a dynamic response in the medium frequency range, which i in 
accordance with the other low dynamics components in th behavioral model. Recall 
that the other stage in the system have a much higher dynamics and can be repre-
sented as ideal curr nt sources (i.e., de-de inner current loop and inverter reflected 
load). The voltag loop controller becomes responsible to control power flow from the 
FC (constant current extraction) to the inverter input de bus (swinging bus voltage) . 
In doing so, the controller must comply with the requirement of providing constant 
current r ference signal to the ideal current source in the de-de tag while mantain-
ing the highest possible bandwidth. 
The objectiv of this section is to develop a feedback loop using digital signal 
processing to eliminate the undesired spectral components in the bus voltage signal 
without det riorating the phase margin and bandwidth in the voltage outer loop. 
A Moving Averaging Filter (MAF) is selected to obtain an efficient signal pro ess-
ing block of the swinging bus voltage, which re ults from a comparative analy is of 
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liscrete time filter· pre ented in Appendix B. Throughout thi section the charact r-
istics of the sel cted filter are presented in detail to clarify some of the key featur s 
and fundamental equations. The effectiveness of the filter is finally evaluated with 
bus operation und r linear, pulsating and non-linear loading onditions. 
3.4.1 Moving Averaging Filter Characteristics 
This subsection presents the algorithm and characteristic features of MAF. The filter-
ing characteristics are discussed in discrete and continuous domains and repr s nt d 
in lin ar and logarithmic scale for a b tter interpretation. Ther aft r , in order to 
demonstrate the M F effectiveness for this application the bus voltage under linear, 
pulsating and non-linear load are filtered and pr sented graphically. 
It ha been se n in the comparative analysis in App ndix B that MAF have op-
timal performanc in time domain and limited performance in frequency domain. 
Nevertheless, since MAF has excellent attenuation chara teristics at the frequ n ies 
of interest, the ov rail result is superior in both domains. Based on the comparative 
analysis the advantages of the MAF can be summarized as follows: the filter has the 
fastest step response; it is easy to implement; it has efficient computation t ime; it 
reduces random noise; it notches the 60Hz and its integer multiples. 
The filter is mathematically described by 
1 M - 1 
Vtrus[n] = M 2:= Vbu [n + k] 
k=O 
(3.1) 
where NJ is the length of t he kernel or numb r of averaging points. The equation 
provides a singl r suit by convoluting th signal with a rectangular kernel. The 
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discrete operation can be al o perform d using a simple recursive algorithm as follows: 
Vbus[n] = iibus[n- 1] + Vbu [n + p]- Vbus[n + P + 1] (3.2) 
where 
(M -1) 
p= 2 
As can be seen, the algorithm ca be readily implemented in a fixed point DSP as it 
only involves summations and subtractions. This is an important requirement a it 
allows the reduction of the system cost by integrating all the controllers of th pow r 
conversion ystem in one fixed-point DSP platform generally mployed for control in 
power electronics. It should be noted that M values should be stored to proces the 
algorithm (i.e. , NI = 60 for the selected case). Instead of processing the algorithm 
every 1/60 seconds, the routine is performed at the sampling frequ ncy (Fs = 3.6kH z) 
to reduc the delay introduced in the discretization and hen th phase lag. 
Th DFT analytical expression of the MAF is given by, 
H (w) = _..!._ sin(wM/2) 
M sin(w/2) (3.3) 
which results from transforming a rectangular series ofimpul e (rectangular window). 
The expre sion denotes the presence of the notching effect ev ry 27r/ M. Figure 3.13(a) 
shows the DFT of the MAF depict d in linear scale with M = 60. Th horizontal 
axis in the plot r presents the discrete angular frequency (top) and the continuou 
angular frequency (bottom) mapping for Fs = 3.6kH z . The figure explicitly shows 
the unity gain at d and the periodic notches. 
Even though the MAF can be implemented with a recursive algorithm, the filt r 
can be understood in terms of a FIR filter as well (convolution). As xpected, MAF 
108 
0 
0 
0.1 
0.1 
360 
0.2 
0.2 
720 
0.3 
0.3 
1080 
0.4 
0.4 
1440 
0.5 
0.5 
1800 
0.6 w 
0.6 w 
2160 
Figure 3.13: Moving Averaging Filter for 60-point and Fs = 3.6kH z: a) magnitude 
in linear scale, and b) phase in radians. 
109 
features linear phase which simplifies the understanding and evolution of th phase 
of the filter. Phase behavior is a complex topic in discrete filter design yet a v ry 
important issue in the stability of a control system. Figure 3.13(b) shows the phas 
of the MAF depicted in linear scale with lvf = 60. The 1r jumps in the phase ar in 
accordance with the locations of th discrete zeroes in the unit cir lc at the fr qu n-
cies of interest. 
While filt r d sign and representation in linear scales is a common practic in 
discrete time signal processing, control using frequency re pon analysis is tradi-
tionally carried out in log-frequen y axis and dB magnitude. Since the digital filter 
(feedback loop) becomes part of th control loop gain, it becomes nece ·sary to r pr -
sent the pr vious r sult in log scale to interpret them from a control point of view. 
Figures 3.14(a) and 3.14(b) show the magnitude and phase respectiv ly in dB and 
logarithmic scales for the analyzed case (MAF, 60-point, F5 = 3.6kHz). As well, for 
comparison purpos s, Fig. 3.14(a) and Fig. 3.14(b) show the loop gain magnitud and 
phase of the inn r urrent loop controll r pr sented in the full-bridge modified topol-
ogy in Fig. 3.10. The parameter in the de-de converter are those listed in Chapter 2, 
Table 2.1. From the examination of Fig. 3.14(a) it can be inferred that the bandwidth 
of the feedback loop is significantly narrower than the bandwidth of an inner current 
loop controller [58, 59]. The feedback loop therefore dominates th dynamics of th 
system so the compensation (small-signal) needs to be designed according to th har-
acteristics of the feedba k loop filter. By simple inspection, it can b d duced that 
a digital Proportional-Integral (PI) compensator can successfully pull-up the phas 
and adjust the gain margin to succe sfully control the system. 
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Figure 3.15: Filtered bus voltage spectrum under non-linear loading condition. 
3 .4.2 Spectrum of the Bus Voltage After Filtering 
Throughout the previous subsection, the MAF characteristics were presented to clar-
ify some of the key features and fundamental equations. The theoretical analysis 
anticipates effective cancelation of undesired components in the bus voltage while 
preserving simplicity in the practical implementation. In this subsection, the effec-
tiveness of the digital filter is briefly evaluated by examining the spectrum of the bus 
voltage after filtering non-linear loading conditions. 
The bus voltage signal in time domain were presented in Figs. 3.6-3.8 with their 
respective DTF transforms shown in Figs. 3.9-3.12 indicating peaks at 120Hz and 
harmonics (even and odd). The resulting spectrum after filtering for non-linear load-
ing condition is presented in Fig. 3.15, which is the worse case scenario. Two types of 
windows are employed namely, Hamming with L = 600 and rectangular with L = 60. 
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The rectangular window is used to demonstrate that the spectrum cannot be prop-
erly resolved by using a single set of data (i.e., t he 60 samples employed to process 
the MAF) . The Hamming window in combination with L = 600 (ten sets of data) 
produces a spectrum with enough accuracy to show that the 120Hz has been filtered 
or eliminated. At the same time, it can be seen that the de component remained 
intact. The small side lobes that surround the de component are the effect of leakage 
pertaining to the window. It can be seen that the second and third harmonics that 
are characteristic of this waveforms have been also successfully filtered. 
3.5 System in Steady State and Load Transient 
Operation 
In the previous sections, the bus voltage in steady state operation was analyzed with a 
focus on the time and frequency domain b havior under different loading conditions. 
Now t hat the swinging bus principle of operation and signal processing aspects have 
been clarified, the operation of the entire system under steady state and load transient 
conditions is studied. The analysis and investigation were carried out in a simulation 
environment using PLECS, Matlab-Simulink, and customS-functions. Two cases are 
investigated starting from steady state condition: a) small transient operation within 
the inverter input operating range (vnom±6), and b) large transient operation when 
the bus voltage exceeds the limit of the inverter operating range. 
The analysis is carried out with the aid of Fig. 3.16, where the measurement 
points of interest (voltages and currents) are indicated in the behavioral model. The 
waveforms are presented from the load to the power source to illustrate the interaction 
between the stages in the system in the following order: load current i0 (reflected from 
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Figure 3.16: System behavioral model: measurement points. 
the inverter load in the bus), bus capacitor current icap, bus voltage vbtts' feedback 
loop signal f3bus, bus current injection ibus, FC output voltage v1c, and FC output 
current i fc· 
3.5.1 Small Load Transient Operation 
The system response is evaluated for load increments under 10% of the system rated 
power. The analyses begin in steady state operation prior to the application of 
the load change. Three typical type of loads employed in the previous sections are 
evaluated, resistive, pulsating and non-linear, except for the fact that the simulations 
are performed dynamically. 
Figure 3.17 shows the system operating under linear type of load. Five regions 
in the time axis can be identified in the plot to show the steady state operation in 
the first portion followed by four systematic load increments. The output current 
i0 and capacitor current icap are illustrated in Fig 3.17(a), where the initial and 
later increase in amplitude can be seen. The moderate bus voltage swing Vbus due 
to the initial medium loading condition is depicted in the first portion Fig 3.17(b). 
Two basic effects occur as a result of the load current increase. First, the bus voltage 
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experiences a drop and later recovers. Second, the amplitude in the bus voltage swing 
increases. The bus voltage evolution is similar for every regular load increment. The 
bus CUlT nt injection ibus is shown in Fig. 3.17(c). First, the ibus is constant until 
an ini t ial load change occurs, resulting in an increase in the bus current. The bus 
urr nt transitions are in accordance with the bus voltage evolut ion and therefore, 
a zero charge balance in t he bus capacitor is mantained. When the bus curr nt 
is settling to a constant de level, a new load transient happens, which is followed 
by a similar evolution. Finally, the FC voltage v f c and current 'i fc are depicted in 
Fig. 3.17(d). The FC delivers the required output power by adjusting iJc and Vfc 
until steady state is reached later in the simulation. The de-de transformer in the 
behavioral model trasfers power from t he FC to the bus capacitor. It is important to 
note that the turns ratio of the trasformer is not constant and dep nds on V f c and 
ib1, 8 as variables. This can be seen in the ib1, 8 evolut ion, which does not follow the 
waveform shape of i fc during t ransients. However, the tranformer ratio ensures that 
the output power of the transformer matche · its input power. 
Figure 3.18 shows the system operating under non-linear type of load (CF = 2.3) . 
In the first portion of the time axis, the system operates in steady state. Thereafter, 
four systematic load increments are applied. When the load increases the bus voltage 
experiences a drop and later recovers like in the previous case. As well, th amplitude 
of the swing increases when the load increases. Clearly, the bus voltage wing is larger 
than the other cases and so does the minimum value that results when a load chang 
in applied. Figure 3.18(c) shows the bus urrent injection ibus, which i constant in 
the beginning and is followed by increases. Again, like in the previous case, when the 
bus urr nt is settling to a constant de level, a new load transient happens, which is 
followed by a similar evolution. The FC voltage Vfc and current iJc are depict d in 
Fig. 3.18(d), denoting a softer transition as compared to the previous case. It can 
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be oncluded that the operating range of the inverter input voltage is affected by 
t he voltage swing in steady state, and also the bus voltage drop under small load 
transients. 
The results from Fig. 3.17and Fig. 3.18 are employed to define t he inverter input 
voltage range (vnom±6). Even though several cycles of t he inverter output fr qu ncy 
are required to fully recover from a sudden load change, t he bus voltage should remain 
within the specified range. In this case t he minimum bus voltage is set to Vnom- 6 = 
180V , which is close to the crest of the inverter sinusoidal output waveform (120 x .J2) . 
Also, the bus nominal voltage (set at 220V in the simulation) can be regulated to 
provide adequate margin for the voltage drop under small load transients. 
3.5.2 Large Load Thansient Operation 
It has been seen in the previous subsection that the bus voltage not only swings but 
also experiences a drop when a sudden load change is applied. In this subsection, 
the behavior of the system under large transients that are likely to force the bus 
voltage to go below the inverter nominal opearting voltage is examined . In order 
to overcome the effect of large transients, an adaptive control scheme is proposed 
which is conceptually shown in 3.19. The control scheme combines swinging bus 
operation with stiff bus operation. The swinging bus operation is employed when 
the bus voltage is within the range and the stiff bus operation is employed when 
t he bus voltage is outside the inverter operating range. The objective is to obtain 
fat recovery in the bus voltage during large load transient at the expense of short 
duration ripple current operation. 
Figure 3.20 shows the system operating under linear typ of load. Three intervals 
in the t ime axis can be seen, steady state operation in the first portion, load transient, 
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Figure 3.19: Adaptive control scheme for steady and large load transients operation. 
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current and capacitor current, b) bus voltage and feedback signal, c) bus current, and 
d) FC output voltage and output current. 
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and transient tail. The output current i 0 and capacitor current i cap are illustrat d 
in Fig 3.20(a), where a sudden large increase in i0 is shown. The bus voltage Vbus 
is initially moderate, as shown in Fig. 3.17(b). When the load tran i nt o curs, the 
bus voltage experi nces a dramatical drop below the nominal minimum bus voltag 
(180V). The adaptive control changes to stiff bus operation to rapidly recov r th bus 
voltage. In this particular case, the bus curr nt ibus shown in Fig. 3.20(c) reache its 
maximum to inject charges in the bus capacitor to mantain a charge balanc . One 
the bus voltage is restored within the normal operating range, th controller returns 
to swinging bus operation to avoid ripple current in the FC. Similar to the previous 
cases, the voltage swing during the last interval is larger under thi heavy loading 
condition. The FC voltage v fc experiences a faster transition due to the discharg of 
the double layer capacitor Cd, as depicted in Fig. 3.20(d) . As well, the FC urr nt 
i fc in the transient is inherently limited by the ibus current. 
3.6 Summary 
In this chapter, the analysis of t he FC power generation system has b en pres nt d 
at the system level covering t he important interactions between th various compo-
nents. A medium to low frequency behavioral model was presented to clarify the 
current reflection from the inverter load through the de-de converter and the FC. The 
importance of the bus voltage charge balance was identified as the key m chanism to 
successfully operat the system and establish the requirement for the invert r input 
range. As a result, the proposed swinging bus scheme was thoroughly evaluated in 
t ime and frequency domain. Signal processing aspects to control th de-de converter 
were also examined resulting in the selection of a discrete Moving A v raging Filter in 
t he control feedback loop. The system operation under steady tate and load transient 
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was investigated. An adaptive control scheme that combines swinging bus operation 
in steady state and stiff bus operation during large load transients was proposed and 
investigated by simulation. The system level analysis presented in this chapter pro-
vided a comprehensive view to the interactions between the various components of 
the system and developed a solution to successfully overcome them. 
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Chapter 4 
Swinging Bus Inverter Using the 
Natural Switching Surface 
In the process of convert ing unregulated de voltag from the FC stack into a 
(120/220V at 60/50Hz) , a novel high efficiency intermediat power conversion stag 
was employed to provide voltag 1 vation and galvanic isolation while eliminating 
reflected ripple current. The last stage of the proposed high-performance power con-
version system is the inverter (de to ac conversion), which is addressed in this chapter. 
The objective of this subsystem is to produce high quality output power even under 
extreme operating conditions (wide input voltage range and loading capability) . A 
discussed in Chapter 1 and 3, the low fr quency ripple current generated by the in-
verter input current must be eliminat d or absorbed by the de-de power conversion 
stage to prevent unacceptable reduction of power availability and efficiency in the FC. 
As a result of the combined effects of the inverter operation and the ripple elimination 
technique in th de-de power stage, the de bus capacitor voltage swings with double 
the inverter output frequency to absorb low frequency ripple current. Since invert rs 
are traditionally operated with tiff d input voltages th voltage swing at the input 
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terminals of the inverter (swinging bus) presents an unprecedented challenge forth 
control scheme of the inverter. 
In order to comply with stringent standards for transient and steady state perfor-
mance, a control scheme based on curv d switching surfa e ( S) is proposed forth 
inv rter. The us of curved SS to control power converters i an emerging method for 
fast transient response that has been gaining attention re ntly [41 , 42, 61]. In this 
chapter, the analysis of a novel curved SS is performed using a v rsatile g ometri-
cal method in the normalized domain. As will be seen, the proposed normalization 
technique provides remarkable insight into the behavior of system and the approach 
is general and applicable to any possible inverter. As a r sult of a rigorous evalu-
ation, a control law for inverters defined as natural SS is propos cl and thoroughly 
characterized for operation under fixed and swinging bus. Throughout this chapter, 
novel operating characteristics such as fixed switching frequency, monopolar, bipolar, 
and mixed operating modes are analytically investigated using th natural SS and 
validat d through xperimentation. 
4.1 Introduction to Boundary Control in Inverters 
Buck derived inverters, full- and half-bridge topologies, can be classified as simple 
cases of variable structure systems that can be controlled by boundary or geometric 
control [43, 62- 66]. Among boundary controllers, sliding-mode using linear control 
laws and hy teresis band has been extensively investigat d for both de-de buck con-
verters and buck derived inverters [43, 66- 7 4]. Under this control sch me, the stat 
variables of the system experience fast natural transitions until the switching surface 
(SS) is int rs cted. Thereafter, sliding-mode regime around th SS surface fore s 
continuous changes in the structure of the converter, producing a reduction in th 
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order of the system. The slow sliding transition (compared to natural trajectories) 
finally reaches the target operating point. In order to improve the dynamic respons 
of buck derived converters, curved SSs were proposed to avoid sliding and reach the 
target operating point faster (by extending the natural transitions). 
A particular case of second-order SS with enhanced dynamic r sponse was derived 
using capacitor charge balance equations [42], and compared to the first-order SS. 
Subsequently, the natural unloaded SS for de-de buck converters was investigated 
[41] showing improved transient characteristics (compared to the second-order SS), 
especially under light loading conditions. Recently, a higher-order SS was presented 
to control full-bridge inverters, which was also derived from capacitor charge balance 
equations (like the second-order SS) [61]. In this case, the resistive loading condition 
was considered as part of the control law and averaging assumptions were made in 
the formulation of the control law. 
By careful study and evaluation of previous work in the area, a number of 
fundamental technical problems were identified: a) Derivation of control laws using 
time domain averaging assumptions lead to formulation inaccuracies. This has 
particular impact on the large signal operation of the system. b) The concept of 
target operating point is only applicable to de-de converters [41]. Since inverters 
have a sinusoidal reference signal, the control objective must be treated as a target 
operating trajectory, rather than a target operating point. This aspect also affects 
the performance of the control law. c) The set of rules or management rules for 
a given curved SS will play an important role to achieve optimal results. For 
example, even though the proposed scheme in [61] has good dynamic behavior, th 
system operates with variable switching frequency due to the management rules. 
This produces undesirable electromagnetic perturbations and additional filtering 
problems. d) The involvement of unknown parameters in the control law must be 
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avoided (for exampl , the load resistance m the scheme propo d in [61]). The 
objective of a good control scheme is to compensate for unknown disturban 
e) Swinging bus operation for FC pow r conversion using curved SS has not be n 
addressed in the literature. 
This chapter proposes a number of advanced techni al solutions to ov rcom 
the limitations described above. The analytical and experimental results present d 
in this chapter are significant advancement in the area of boundary control using 
urved SS. As will be seen the control strategy and formulat ion method ar not 
only appli able to FC power conversion but also relevant to inv rter in general. 
In order to avoid inaccuracies introdu eel by simplification or a sumptions, the 
analysis presented in this chapter i entirely performed using a versatile geometrical 
analysis. Both the output voltage and th capacitor curr nt are considered as varying 
references to establish a more accurate control law with enhanced performan . 
This concept is defined as target operating trajectory instead of target operating 
point. The proposed normalization technique provides remarkabl insight into the 
behavior of the inverters, leading to a pure geometrical treatment that is general 
and applicable to any possible inverter. As a result of the analysis, a control law for 
inverters defined as natural SS is proposed and thoroughly characterized under fix d 
and swinging bus conditions. In addition to the enhanced dynamic response, fixed 
frequency operation is one of the key features of the proposed control scheme. In 
rder to formally demonstrate fixed frequency operation, a transformation from the 
natural SS to its PWM equivalent is performed revealing duality between boundary 
control using curved SS and traditional PWM. This is a significant advancement 
towards the unification and understanding of the traditional modulation scheme and 
modulation produced by curved SS . Finally, an additional novel concept is explor d: 
operation in mixed monopolar and bipolar mode using th natural SS. Thi new 
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mix d operating mode overcomes physical limitations of the inv rter structur in 
monopolar mode around the region of zero voltage crossings. The problem associat d 
with the operating modes are first identified and various solutions are investigat d. 
Experimental results of a 1.5 kVA inverter operating at fixed moderate frequency 
are presented to validate the natural SS performance, illustrate the benefits of 
the normalization technique, and demonstrate the monopolar and mix d operating 
modes under fixed and swinging bus. 
4.2 Normalization of Full Bridge Inverter Topol-
ogy 
Prior to performing the normalization, the analysis starts with a basic review of a 
full bridge inverter with its possible structures as shown Fig. 4.1 and Fig. 4.2. For 
simplicity the parasitic elements (e.g., switch voltage drop, capacitor equivalent seri s 
resist ance (ESR) , etc.) are neglected. The inverter can be repres nted with a system 
of differential equations as follows: 
C dV0 . . dt = Z£- Z0 ( 4.1) 
(4.2) 
As can be seen in Fig. 4.1 , the voltage applied to the output filter can take two 
active levels, Vee and -Vee depending on the state of the switches and the direction 
of the current. This is represented in ( 4.2) by u = 1 and u = - 1 for V ee and -vee 
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cbus 
cbus 
Figure 4.1: Full-bridge inverter structures: a) Vee and b) -vee applied to the output 
filter. 
r Cbus 
v cc 
L 
r cbus 
v cc 
L (J, 
Figure 4.2: Full-bridge inverter structures: short circuit applied to th output filter. 
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r spectively. A short circuit or zero state can also be applied to the output filter when 
u = 0 in ( 4.2) as depicted in Fig. 4.2. In order to simplify the mathematical r pr -
sentation of the inverter, a normalization technique is employed to disengage some of 
the parameters of the converter. The normalization is performed by using the filt r 
haracteristic impedance Z0 = JTTC, natural frequency F0 = 1/To = 1/(2-rrVLC) , 
and the converter reference voltage Vr as base quantities: 
(4.3) 
(4.4) 
yielding normalized differential equations, 
dvon 
. . 
2Ln- 2on 
--
dt .;rc ( 4.5) 
diLn Vccn U- Van 
--
dt .;rc ( 4.6) 
where the subscript n indicates a normalized variable. Solving ( 4.5) and ( 4.6) , and 
performing a change of variable to obtain time normalization tn = tjT0 , a simplified 
solution independent of L and C is obtained as follows: 
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As well, the normalized capacitor current (particularly important in this work) is 
obtained as follows: 
As shown in (4.7), (4.8), and (4.9) the behavior of the converter is mathematically 
represented in a normalized time domain (independent of Land C). This normalized 
mathematical representation establishes a number of important relations that will be 
investigated to obtain the natural trajectories of the system and a curved SS for high 
performance inverter control. 
4.3 Derivation of the Inverter Nat ural Trajectories 
This section provides an insightful analysis of the inverter control objectives. The 
analysis is presented using a unique normalized graphical representation which is 
valid for any possible inverter. Taking advantage of the generality of the normalized 
expressions derived in Section 4.2, the natural trajectories of the inverter towards 
an arbitrary target operating trajectory are derived. As will be seen, the findings 
provided in this and the following sections result in significant advancements in th 
area of inverter boundary control using curved SSs. 
In order to successfully derive the desired control law, the initial conditions iLn(O) 
and von(O) based on the steady state operation of the inverter should be carefully 
evaluated. Even though the full-bridge inverter is a buck derived topology, the initial 
conditions in this application significantly vary from that of a buck de-de converter . 
This has notable impact on the mathematical derivation of the control law. 
First, and unlike its de-de counterpart, the inverter deals with a sinusoidal varying 
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reference with a given amplitude Vrp and frequency fL. Second, and not so evident, 
the filter capacitor does not have zero current in steady state operation. Instead, a 
leading sinusoidal current with ripple waveform is obtained in t ady tate operation. 
These two waveforms determine the target operating trajectory in the invert r a 
opposed to a singl target operating point in the de-de counterpart. 
Both the de ired output voltage and capacitor current target traje tories an be 
represented in normalized form by the simple application of the ba ·e quantities and 
time variable transformation, 
( 4.10) 
where the peak valu of the output voltage Vap is used as the voltage base quantity. 
The corresponding normalized capacitor current trajectory is given by 
(4.11) 
Solving to eliminate tn and since cos (sin - I x) = J1 - x2 , t he target operating tra-
jectory is given by, 
( 4.12) 
which represents an llipse with semiminor axis a and semimajor axis b 
(4.13) 
It should be noted that the ratio between the inverter fundamental frequency w L 
and the filter natural frequency w0 is a non-dimensional quantity. As will be explain d , 
this ratio plays a critical role in the design of inverters using curved SSs. Figure 4.3 
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J Von 
Figur 4.3: Inverter normalized target operating trajectory. 
shows a graphical representation (phase plane) of the target operating trajectory (>.o) 
in the normalized inverter. The following important concepts can be inferred from 
an examination of Fig. 4.3: 
• The normalized rotational speed of the elliptical trajectory is less than 1 (The 
filter natural frequency is generally greater than the inverter fundamental fr -
quency). 
• The normalized capacitor peak current is equal to the normalized rotational 
speed. 
• The appearance of the ellipse will approach a circle as w0 approaches w L 
Now, the initial conditions can be deduced from (4.11) and (4.10) to satisfy, 
Von(O) = Vrn (4.14) 
(4.15) 
in which the output voltage is equal to the normalized referenc voltage and the 
normalized capacitor current should match the difference between the normalized 
output current and inductor current. 
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Now that the init ial conditions have been successfully established , the convert r 
natural trajectories that intersect the target operating trajectory can be derived. By 
employing a set of trigonometrical identities, 
A sin(x)+B cos(.T) = JA2 +B2 sin[x+tan- 1(B/A)] 
tn is eliminated from (4.7) and (4.9) yielding a generalized expression for the con-
verter natural trajectories (transformation from parametric equations to Cartesian 
coordinates), 
\ . 2 . 2 ( )2 ( )2 /\ = 1-Cn - ?.ern + Von - Vccn U - Vrn - Vccn U ( 4.16) 
It is important to note t hat the natural trajectories present d in ( 4.16) are valid 
for any possible inverter regardless of the fil ter values (L and C) output voltage, 
fundamental frequency, filter cutoff frequency, and switching frequency. 
The geometrical interpretation of the proposed natural trajectories is described 
in Section 4.4. First, the steady state output voltage is consid red as a simple 
target operating point in which the capacitor current is equal to zero. Thereafter, a 
more elaborated description of the operation of the inverter with an actual target 
operating traj ctory is develop d. 
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4.4 Geometrical Analysis of the Nat ural Thajecto-
. 
r1es 
The geom trical hara teristics of the natural trajectories are initially valuated u ing 
two simpl targ t operating points. In this part icular case Vrn = 1 combined with 
icrn = 0, and Vrn = - 1 with icrn = 0 are employed. This, in combination with th 
switch control action ( u = 1, u = 0, and u = -1) results in five pos ible natural 
trajectories: 
( 4.17) 
( 4.1 ) 
( 4. 19) 
( 4.20) 
(4.21) 
All five nat ural trajectories represent a perfect circle in a phase plan plot (normaliz d 
output voltage versus normalized capacitor current) that can alternatively de crib d 
by 
(4.22) 
where, X= V 0 n X 0 = Vccn U, y = icn, and r = Vrn- Vccn U. 
The natural trajectories are shown in Fig. 4.4 with remarkable simpli it . Th 
dots located at Von = 1 and Von = - 1 indicate the target op rating points for a pos-
itive and n gative voltage referen e respectively. As can be seen in Fig. 4.4(a) and 
(b) the target operating point Vrn = 1 can be reached with four natural traje tori s 
(circles). As well , the target operating point Vrn = - 1 can b reach d by four cir I , 
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Von 
(a) 
Von 
(b) 
Figure 4.4: Inverter natural trajectories for Vrn = 1, Vrn = - 1, and icrn = 0: a) 
Unipolar mode of operation, b) and c) Bipolar mode of operation. 
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as indicated in Fig. 4.4(a) and (c). A simple, yet powerful conclusion is obtained by 
visual inspection of Fig. 4.4: the inverter can be operated in unipolar mod (AA, As , 
and Ae) or bipolar mode (AA , Ae, AD, Ae) to achieve any desired operating point. 
This provides a unique modulation feature that will be investigated in S ction 4.5. 
The analysis is extended to a target operating trajectory instead of a single op r-
ating point. By combining the target operating trajectory (Fig. 4.3), equation (4. 16) , 
and the switch control action ( u = 1, u = 0, and u = - 1), three possible generalized 
natural trajectories are obtained as follows: 
' ·2 ·2 ( )2 ( )2 /\ l = 2en - 2ern + Von - Vccn. - Vrn - Vccn ( 4.23) 
\ ·2 ·2 ( )2 ( )2 /\2 = 2en - 2ern + Von. - Vrn ( 4.24) 
' ·2 ·2 ( )2 ( )2 /\3 = 'ten - 2ern + Von + Vccn - Vrn + Vccn. ( 4.25) 
As can be inferred from (4.23), (4.24), and (4.25), the natural trajectories 
contemplate any arbitrary target point or target trajectory defined by the reference 
output voltage Vrn and reference capacitor current iern· In the particular case of 
an inverter Vrn and iern are defined by ( 4.10) and ( 4.11) . In order to illustrate 
this concept, Fig. 4.5 shows a conceptual graphical representation of the natural 
trajectories of (4.23), (4.24), and (4.25) that intersect an arbitrary point within the 
inverter desired operating trajectory. 
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operating A. 
trajectory~ o 
-Vccn 0 Von 
(a) 
Von 
(b) 
-vccn 0 Von 
(c) 
Figure 4.5: Intersection between inverter natural trajectories and the operating tra-
jectory (arbitrary Vrn and icrn) : a) >.1, b) >.2, and c) >.3 natural trajectories. 
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4.5 Natural Switching Surfaces in Four Quadrants 
In this section, the control laws are defined based on the study of the intersections 
of the natural trajectories defined by ( 4.16) and the desired op rating trajectory 
or control objective defined by (4.10) and (4.11). The analysis is divid d into four 
region or quadrants of the (icn-Von) plot , shown in Fig. 4.6(a), where monopolar 
and bipolar mode of operation are studied. 
4.5.1 Monopolar Mode of Operation 
When the inverter is operated within quadrant I (positive icn and von) and III (n ga-
tive icn and V071 ) , the same natural trajectory .\2 ( 4.24) is selected as the control law 
and defined as 0"2 . In the case when the inverter operates in quadrant II , the curved 
SS defined by .\3 ( 4. 25) is employed as a control law, denoted as 0"3 . Finally, quadrant 
IV is rul d by .\1 (4.23) and is governed by the control law, 0"1 . Th control law an 
be, therefore, written as, 
\ ·2 ·2 ( ) 2 ( ) 2 0"] = Al = ~Cn - ~Orn + Von - Vccn - Vrn - Vccn ( 4.26) 
\ ·2 ·2 ( )2 ( )2 0"2 = /\2 = ~Cn - ~Crn + Von - Vrn (4.27) 
\ ·2 ·2 ( )2 ( )2 0"3 = /\3 = ~Cn - ~Crn + Von + Vccn - Vrn + Vccn (4.2 ) 
The control laws in the various quadrants are depict d in Fig. 4.6(a). Fig-
ure 4.6(b) shows a conceptual diagram of the evolution of the curved SS a th 
target op rating trajectory moves in discret steps around each of the quadrants. As 
can be seen in Fig. 4.6(b) and from a g om trical point of view, (4.26) , (4.27) and 
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(4.28) simply adjust th ir radius to match or intersect a particular point of th targ t 
operating traj ctory. This evolution results from a change of th r fer n e valu Vrn 
and icm in (4.26), (4.27), and (4.28). The normalization technique proposed in this 
chapter leads to th simple geometrical repres ntation described above. 
From a stru tural point of view, and aided by Fig. 4.6(c), the inverter behaves in 
the following way. An arbitrary initial point is defined in the boundary of quadrant 
I and II with a final target point t 1 , which lies far away from the initial point. The 
control law u2 that rules in quadrant I forces the inverter to operate with u = 1 until 
the surface u2 that intersects the target operating point is reach d ( r fer to Fig. 4.1 
and Fig. 4.2 for the inverter structures). Upon reaching u2 th structure of the 
inverter changes to u = 0 allowing the trajectory to be directed towards the t arg t 
t 1 . Thereafter, the trajectory intersects t 1 and continues to travel with u = 0 until 
t2 becomes the new target (recall that the references Vrn and icrn are dynamically 
changing). The invert r again operates with u = 1 seeking to reach a new u2 that 
intersects t 2 . Th system continues to operate in the same fashion. A similar analysis 
applies for the graphical example in quadrant III (Fig. 4.6(c)). The control laws are 
formally defined by quadrant as, 
Quadrant I: if u2 > 0 then u = 0 else u = 1. 
Quadrant II: if u3 > 0 then u = - 1, else u = 0. 
Quadrant III: if u2 > 0 then u = 0, else u = - 1. 
Quadrant IV: if u1 > 0 then u = 1, lse u = 0. 
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(a) 
(b) 
(c) 
Figure 4.6: Natural SS for monopolar mode in four quadrants: a) control laws by 
quadrants, b) progression of the natural SS along the target operating trajectory, and 
c) conceptual evolution of the natural trajectories. 
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(a) 
(b) 
Figrne 4. 7: Natrnal SS for bipolar mode: a) progression of the natural SS along the 
target operating trajectory, and b) conceptual evolution of the natural trajectories. 
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4.5.2 Bipolar Mode of Operation 
Bipolar mode of op ration assumes that th inverter does not apply a zero voltage 
state of u = 0 to th output filter and the only allowed states are Vee and - Vee or 
u = 1 and u = -1 respectively. This implies that the natural trajectory >.2 ( 4.24) 
must be eliminated from the analysi . In addition to full-bridge inverters, this mod 
of operation is directly applicable to a half bridge inverter as well. 
When the inverter is operated within quadrant I and II (positive icn), the natural 
trajectory >.3 ( 4.25) is selected as the control law, which has been already defined as 
cr3 (4.28). In the case when the inverter op rates in quadrant III and IV (negative 
icn), the curv d SS defined by >.1 ( 4.23) is employed as a control law, denoted as cr1 
(4.26). 
Figure 4.7(a) shows a conceptual diagram of the evolution of the curved SS a 
the target operating trajectory moves in discrete steps around each of the quadrants. 
The control laws for bipolar mode are formally defined by quadrant as, 
Quadrant I and II: if cr3 > 0 then u = -1, else u = 1. 
Quadrant III and IV: if cr1 > 0 then u = 1, else u = -1. 
A conceptual evolution of the natural trajectories is depicted in Fig. 4. 7(b). As 
can be seen in Fig. 4. 7(b ), the excursion of the natural trajectories is much longer 
compared to Fig. 4.6(c) , which results in more current and voltage ripple in the 
inverter output filter. From the modulation point of view, the increase in rippl is 
a main disadvantage of the bipolar mode. However, even though monopolar mod 
is known to provide a better a sinusoidal synthesis, it carries a serious physical 
limitation in the region of zero voltage cross under heavy resistive loading conditions, 
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as demonstrated in this work. This interesting behavior is demonstrated m th 
normalized geometrical domain in Section 4. 7. 
4.5.3 Simple Conceptual Definition of the Control Law 
The behavior of the system using the natural SS can be synthesized in a simple con-
ceptual definition. The only objective of the natural SS is to maintain the operating 
point around its perimeter or outer boundary, i.e. , around the circumference of the 
natural switching SS. First, the op rating point is dir cted toward the outside of 
the circle until the boundary is reached. Thereafter, a change in the structur of the 
system is performed ( u changes) to fore th operating point to follow the perimeter 
of the circle. Given the fact that th perimeter of the circle match s the target operat-
ing trajectory, the control objective is therefore achieved. Since the target operating 
trajectory changes dynamically, the radius of the natural SS is in constant expansion. 
That is, the circumference that represents the natural SS always experiences a radius 
increase as the reference (target operating trajectory) changes. The maximum radius 
corresponds to the limit or intersection between quadrants (i.e. quadrants I and IV). 
Once the transition from one quadrant to another is completed, the center of th 
natural SS changes and its radius is reset to minimum. The incremental changes in 
radius start again to successfully follow the target operating trajectory. 
The graphical representation of the natural SS and the natural trajectori s hav 
been presented in Fig. 4.6 and Fig. 4. 7 for monopolar and bipolar mode respectiv ly. 
It is seen that the natural SS track the operating point around its perimeter in the 
normalized domain with center in -Vecr1 , Vecn, and 0 (only for monopolar mode). As 
d scribed in Chapter 4, the invert r de bus (vee ) is expected to operate with variable 
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voltage (ref r d to as swinging bus) to eliminate low frequency ripple current in the 
FC. This ffect produces a continous change in the location of the center of the natu-
ral SS. In th next section, the natural SS is studied to demostrat that high quality 
output power can be generated even in the presence of a severe swinging bus. 
4.6 Swinging Bus Operation Using the Natural 
Switching Surface 
The swinging bus concept described in hapter 3 is employed to absorb the 120Hz 
pulsating current produced by the inverter. As a result, low frequ ncy ripple current 
reflection in the FC is eliminated at the expense of the voltag swing at the input 
terminals of the inverter. Since inverters arc traditionally operated with stiff de input 
voltages, a swinging bus presents an unprecedented challenge for the control schem 
of the invert r. In this section, the effect of the swinging bus is incorporated in th 
analysis of th natural SS with the obje tive of producing high quality output pow r 
under any operating condition, while accommodating the swinging voltage on the de 
link. 
Operation under swinging bus results in V ccn variations that affect the natural 
trajectori s and hence, the geometrical location of the natural SS ( 4.26-4.28). The 
bus voltage variation occurs in a cyclic fashion and reflects the con tant current charg 
and pulsating current discharge of the bus apacitor Cbus· While th constant current 
is supplied by the de-de converter (from the FC) , the pulsating discharge curr nt 
depends on the nature of the inverter load. For illustration purposes, this s tion 
analyz s the behavior of the system under resistive load. 
As d scribed in Chapter 4, the low frequency ripple current has a fundamental 
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Figure 4.8: Swinging bus operation using the natural SS: a) bus capacitor evolution 
and b) conceptual evolution of the natural trajectories. 
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frequency that is double the output frequency of single phase inverters. The current 
versus voltage representation of the bus capacitor Cbus under full resistive load is 
shown in Fig. 4.8( a), where the cyclic behavior can be seen. Four distinctive points 
ar indicated in the bus capacitor characteristic: 
• t 1 represents the start of a semicycle (where Vee is nominal) 
• t 2 corresponds to the instant where the inverter load current equals the de-de 
converter constant current (maximum bus voltage occurs) 
• t3 denotes the instant of negative peak current in the capacitor at nominal bus 
voltage 
• t4 corresponds to the instant where the inverter current matches the de-de 
converter current (minimum bus voltage) 
These four point are mapped into the inverter phase plane (normalized output voltage 
versus normalized capacitor current) to visualize the dynamic evolut ion of the natural 
SS, which is shown in Fig. 4.8(b). The instants t 1 , t 2 , t 3 , and t4 are indicated in 
the ell iptical target trajectory as circles. As well, the bus voltage evolution is also 
The analysis is divided into two regions, Quadrant I and IV. The behavior in 
Quadrant I is governed by o-2 , 
·2 ·2 ( )2 ( )2 0"2 = 'Len - 'Lcrn + Von - Vrn , (4.29) 
which is independent of Vecn and has center in 0. The SS is therefore not affected by 
variations in the bus voltage. For example, the natural SS that intersects the targ t 
operating trajectory (a2b) remains as a circumference wit h center in 0, in spite of 
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the maximum bus voltage occurrence at t2. It can be d duced that the bus voltag 
variation only affe t the nat ural traje tory during on-stat ( u = 1). When th 
natural trajectory intersects th natural SS the control law changes the witch to off-
tat (u = 0) to succe fully reach th target operating traj ctory. It an b therefor 
conclud d that operation in Quadrant I successfully rejects any variations in the bus 
voltage. This outstanding property also applies to operation in Quadrant III. 
When the converter is operated in Quadrant IV, the behavior is r v rsed in th 
following way. As d scribed in Section 4.5.1, the control law in Quadrant IV is, 
·2 ·2 ( )2 ( )2 U1 = Zen - Zcrn + Von - Vccn - Vrn - Vccn (4.30) 
which depends on Vccn · In this case, the natural SS (circumferen ) represent d by 
u 1 has center in the bus voltage. The analysis begins with the instant t3 , which is 
in th boundary of Quadrants I and IV. The starting point for th analysis denot s 
the instant wher the inverter d liv rs maximum output current. A depicted in 
(Fig. 4.8(b)), the bus voltage is nominal, leading to excellent bu utilization. This 
important finding clarifies that crest of the output voltage occurs when the bus volt-
age is nominal, so operation und r swinging bus does affect bus voltage availability 
during that critical interval. It is th refore concluded that th natural SS at instant 
t3 is exactly the same in swinging and fixed bus operation. That is, th geometrical 
location of th natural SS in swinging bus operation at t 3 is th sam as the g omet-
rica! location for fixed bus operation. 
So far , it has been demonstrat d that the geometrical location of th natural SS is 
not affected by the operation under swinging bus in Quadrant I and the intersection 
between Quadrant I and IV. What follows is the analysis of the natural SS at t 4 , 
which corresponds to the instant of minimum bus voltage. Similar to the previous 
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cases in Quadrant IV, the center of the circumference represented by the natural SS 
(a 1 in this case) corresponds to the bus voltage. The displacement oft he center of the 
natural SS at t 4 is illustrated in Fig. 4.8(b) which shows the reduction in Vccn. Even 
though the location of the natural SS has changed, the system operates in a fix d 
voltage fashion with a reduced value. In this case, it becomes necessary to measur 
the bus voltage to accurately compute the curved SS. Since the output voltag is 
measured in the isolated d -de converter, no extra hardware or instrum ntation is 
required. 
The bus voltage charact ristic in Quadrant IV can be summarized as follows: The 
bus voltage between t3 and t4 instants experiences a progressive reduction until the 
minimum voltage is reached at t 4 . From t 4 onwards, the bus voltage recovers to 
achieve its nominal value at t5 , which is the intersection between Quadrant IV and 
III. For simplicity and clarity, the reactive current that circulates through the filter 
has been neglected. 
The use of the natural SS under fixed and swinging bus has been demonstrat d 
throughout Section 4.5 and 4.6 respectively. The analysis has been carried out with 
a geometrical normalized approach providing valuable insight and generality. The 
aim of these two sections was to introduce the natural SS, illustrate its evolution on 
each Quadrant (in monopolar and bipolar mode), and evaluate the worse operating 
instant under swinging bus. So far , a few intersections between the converter natural 
trajectories and the target operating trajectory ( 4.12) have been consider d. This 
sample representation allowed the analysis to focus on the behavior of the proposed 
curved SS. In the following sect ion, the operation of the inverter with fixed frequency 
is investigated. Recall that fixed frequency helps to reduce electromagnetic interfer-
ence and reduces the size of the E fi filter. As will be seen, this important feature is 
achi ved when the references Vr11 and icrn are generated in discrete steps. 
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4. 7 Fixed Frequency Operation 
This s ction investigates how the switching frequency is spontaneously imposed by 
the reference discrete events. The undesired chattering characteristic of sliding-mod 
control around a switching surface [67] is avoided by the single control action that the 
natural SS performs on every discrete reference change. In order to demonstrate this 
b havior, a transformation from the natural SS to its PWM equivalent i performed 
based on geometrical analysis. 
The inverter control objective is based on reconstructing or shaping the target 
operating trajectory using the natural trajectories of the variable structure system. In 
the normalized representation, any of the natural trajectories (>q, .A.2 , .A.3 ) requires one 
normalized time unit tn to perform a full 360° circle. On the other hand, the referen e 
or target operating trajectory typically needs more than one unit of normalized tim 
to complete one elliptical turn. Th required t ime is represented by the relation 
between the output filter natural frequency to the output fundamental frequency tn = 
w0 /wL · In the process of reproducing the target operating trajectory, the fast moving 
natural trajectories must inters ct the target by exactly the number of times dictated 
by the switching frequency. Therefore, when the normalized switching frequency is 
introduced, the natural trajectories will have 360°/ Fswn degrees to hit a single point 
in the target operating trajectory where Fswn = Fsw/(27rw0 ) . 
Now that the angular relationships have been established, the fixed frequency 
dynamic evolution of the system using the natural SS can be investigated. The 
following normalized example is employed to illustrate th system behavior. For the 
sake of simplicity the filter natural frequency (base quantity) is selected to be 6 times 
the output frequency of the inverter and the switching frequency 10 times the filter 
natural frequency (or 60 t imes the inverter output frequency) yielding the normalized 
149 
quantities: 
Fan = 1 or 360° 
FLn = 0.1666 or 2160° 
Fswn = 10 or 36° 
The initial conditions of the system ar d fined as icrn = w d W 0 = 0.1666 and Vrn = 0 
which is located in th semiminor point of the target op rating trajectory as indi-
cated in Fig. 4.9(a). Th obj ctive of th inverter is to hit th n xt point (circl sin 
Fig. 4.9(a)) in one control action. In order to do so, th natural traj tory >.1 (u = 1) 
directs rapidly the operating point towards the SS a2 ( V,.111 , icr·n 1 ) that intersects th 
target op rating trajectory. Thereafter , the control action changes the structure of 
the system to u = 0 to follow the natural trajectory >.2 . Sine on switching period 
involves 36°, the sum of both angular traj ctories i 
(4.31) 
The angular trajectory L.A1 can be obtained by calculating th intersection point of 
the circles r presented by >.1 and >.2 , 
( 4.32) 
(4.33) 
where, 
d = Vccn (4.34) 
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Vccn = 1.3 : a) intersection between the natural trajectories and the target operating 
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in normalized t ime domain. 
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(4.35) 
( ) 2 ·2 r = Vrn(init) - VCCn + ~Cn1(init) ( 4.36) 
Finally the initial, final, and angular excur ion are calculated using 
L \ _ t - I ( icrn(init) ) "'l (init) - an 
Vccn - Vrn(init) 
( 4.37) 
\ - 1 ( ~inter ) 
L Al (end) = tan 
Vccn - Vinter 
(4.3 ) 
(4.39) 
respe tiv ly. hoo ·ing an arbitrary normalized input voltage Vccn = 1.3 yields .6.L.\1 = 
1.29°, whi h refl ts a very narrow pulse. In the same manner , the angular ex ur ion 
for .\2 traj tory is given by 
( 4.40) 
yielding a wid .6. L.\2 = 34.71 pulse. In the process of transforming the natural 
SS into its PWM equivalent , th angles are first convert d into normalized time as 
follows: 
( 4.41) 
(4. 2) 
resulting in .6.Ln(>- 1) = 0.0036 and .6.tn(>-2) = 0.0964. With a new r f r nee chang , 
the pro ss continues to behave in the same fashion and the pulse durations can b 
calculated f !lowing the same procedur a in ( 4.32-4.42). Figur 4.9(b) shows th 
equival nt pul width of the analyzed xampl in quadrant I. 
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Figure 4.10: Reconstruction of the natural SS equivalent carrier for the analyzed case 
example. 
The next step in the analysis is to obtain the equivalent modulator carrier that 
would produce the same effect as the natural SS in quadrant I as shown in Fig. 4.9(c) . 
As will be seen a duality between the natural SS and PWM type of modulation exists. 
Figure 4.10 shows a detailed representation of the equivalent carrier that has been 
reconstructed point to point from Cartesian coordinates to normalized time domain. 
It is interesting and surprising to note the similarities between a sawtooth type of car-
rier (dashed lines) and the natural SS (bold lines). However, as indicated in Fig. 4.10, 
the natural SS equivalent carrier has a modified shape compared to a sawtooth. This 
carrier reshaping effect creates a modified PWM that successfully compensates for 
deficiencies in the conventional PWM. Note that the modified or equivalent PWM 
created by the natural SS produces a pulse width reduction, especially in the low 
voltage region. This is more notable in inverters with low switching frequencies. 
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The result pre nted in Fig. 4.10 not only demonstrat that the natural SS oper-
ates with fixed frequ ncy but also highlights the existenc of duality between PWM 
and curved SS with discrete refer nces. These conceptual wav forms indi ate that 
modification in the onventional PWM carrier can improve the op rating p rforman e 
of inverters. 
It should b noted t hat a change from one quadrant to another produces a hang 
of slope in the quivalent sawtooth-lik carrier. This is illustrated in Fig. 4.11(a) with 
a conceptual representation of th natural SS equivalent carri r in m nopolar mod . 
Figure 4.11(b) shows a conceptual quival nt carrier when the invert r is operated in 
bipolar mod . In th next section the advantages of using th natural SS in monop -
lar and bipolar modes are explored and ombined to create a nov 1 mix d operating 
mode. As will b e n, significant improvem nt in the power quality can be achi v d 
in mixed mod under heavy loading onditions. 
4.8 Operation in Mixed Monopolar and Bipolar 
Mode 
It has be n se n in Sections 4.5 and 4.7 that the natural SS can b u d to control th 
inverter in monopolar and bipolar mode. In this section, th normalized approach i 
mployed to analyze the invert r und r h avy resistive loading onditions (R, :::= Z0 ) 
to clarify that a physical limitation exits in the system in th r gion of zero output 
voltage cro sing. It will be seen th t despite the control strategy, wh n inverters ar 
operated in monopolar mode und r heavy resistive loading condition , th output 
voltage pr sent distortion around the zero cro sing region. The loading condition in 
this work i d fined as a relative quantity that is related to the filt r characteristi 
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Figure 4.12: Monopolar and bipolar modes of operation under light loading condition 
for FLn = 0.4, Fswn = 24, and Vccn = 1.3 
impedance Z0 and not an arbitrary nominal or rated output power of the system. 
First, the behavior of the converter is analyzed under no load or light loading con-
clition in monopolar and bipolar mode. A case example with FLn = 0.4, Fswn = 24, 
and Vccn = 1.3 is employed for illustrative purposes. Note that normalized analysis 
only requires three parameter (as opposed to several parameters of the inverter includ-
ing L , C , output voltage v0 , input voltage vee, output power P0 , fundam ntal output 
frequency FL , filter cutoff frequency Fo, and switching frequency Fsw)· Figure 4.12 
shows the phase plane where the monopolar and bipolar modes are overlapped in 
the same plot. The reduced ripple shown in the monopolar case under light loading 
condition is clearly an advantage over the bipolar counterpart. However, as shown 
in Fig. 4.13, when a heavy loading condition (R1n = 1 or Rl = Z0 ) is applied to the 
inverter, the monopolar mode presents a distortion in the vicinity of the zero cross-
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Figure 4.13: Monopolar and bipolar modes of operation under heavy loading condition 
for FLn = 0.4, Fswn = 24, and Vccn = 1.3. 
ing point (von = 0) , whereas the bipolar mode does not exhibit such behavior. It is 
extremely important to note that this behavior is inherent to the physical limitat ion 
of the system and not the control strategy. In order to clarify this inherent behavior, 
a closer look at the trajectory near Von = 0 is shown in Fig. 4.14. Since full-bridge 
topology allows three possible structures, u = 1, u = 0, and u = - 1, all three cases 
are carefully analyzed. In Fig. 4.14, the system operates in monopolar mode until 
a decision point is reached. If the inverter continues to operate in monopolar mode 
( u = -1 or u = 0 are the only options), the correct control decision would be to 
remain with u = 0. Despite making the right control decision, the operating point 
departs from the target operating trajectory creating undesirable distortion. Nev-
ertheless, this problem can be eliminated if the system is transitionally operated in 
bipolar mode. As indicated in Fig. 4.14, the trajectory with u = 1 (bipolar mode) 
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Figure 4.14: Detailed representation of the decision point. 
successfully directs the operating point toward the target traj ctory. This establish s 
the basis for the mixed mode, which combines the advantages of monopolar reduced 
ripple and bipolar distortion elimination in the vicinity of the zero crossing of the 
output voltage. 
Mixed operating mode is illustrated in Fig. 4.15 for light loading and Fig. 4.16 for 
heavy loading (R1n = 1) conditions. It can be seen that the distortion is successfully 
overcome by the mixed operating mode using the natural SS proposed in this work. A 
close look at Fig. 4.15 and Fig. 4.16 reveals that the trajectories under heavy loading 
condition are slightly damped. Finally, a conceptual repr sentation of the equivalent 
PWM carrier for mixed mode operation is shown in Fig. 4.17. 
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4.9 Mixed Mode Operation Under Swinging Bus 
In this section, the variations in the de bus are incorporat d in the analysis of the 
mixed operating mode. As well, the effect of th filter reactive current in the bus 
voltage is discu sed. The analysis is first presented in a phase plane and then expand d 
in the time domain to illustrate some peculiarities that results from this mod of 
operation. 
The same case example used in Section 4.8 is employed for illustrativ purposes 
with FLn = 0.4, F wn = 24, and Vccn = 1.3 (nominal). However, due to th constant 
current injection from the de-de converter, the pulsating current of the inv rt r , and 
mostly important, the value of the bus capacitor, Vccn. presents voltag swings of 30o/c 
(p ak-to-peak) . Figure 4.18 shows the behavior of the system und r swinging bu in 
Quadrant I and IV. Two curved SS (0"2 ) ar indicated in Quadrant I denoting th 
instant of maximum bus voltage (t2 ) and nominal bus voltage (t1, t3 ). When Fig. 4.1 
is compared with the theoretical analysis pr sented in Section 4.6, a slight hift in 
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Figure 4.18: Swinging bus operation with 30% voltage variation: Quadrant I and 
Quadrant IV. 
the instant of maximum and nominal bus voltage can be identified. This behavior is 
explained by the presence of the reactive power (or current) that circulates through 
the LC output filter. In this case, the normalized peak capacitor current reaches 
FLn = 0.4, as explained in Section 4.3, which is a fairly large reactive current in the 
filter that has been selected to illustrate this concept. A reduction in the reactive 
current, which is associated with higher switching frequencies and higher natural 
frequencies in the filter, leads to a minimization of this shifting effect in the maximum 
and nominal bus voltage instants. 
The analysis is extended to Quadrant IV (negative ion in Fig. 4.18), where three 
curved SSs are shown. The first curved SS ( a1c) represents the instant of minimum 
bus voltage. At instant t4 the intersection between the natural SS and the target 
operating trajectory occurs, corresponding to minimun bus voltage. Since the system 
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is operating in monopolar mode in this region of Quadrant IV, the behavior follow 
the sam prin ipl described in Section 4.6. That is, th nt r of th natural SS ( a 1 
in general) is the bus voltage at that instant. Again, when Fig. 4.1 is compared with 
the analysi in Section 4.6, a slight shift in th in tant of minimum bus voltag can 
be identified. This is also explained by the additional reactive urr nt that circulat s 
through the LC filter. After reaching the minimum bus voltage a progre sive recovery 
occurs until a 50% negative swing after 4 switching cycles in the studied case example 
is reached. This is indicated be the curved SS ( a1b) in Fig. 4.1 that is also lo at d 
in the region of monopolar operation. Th bus voltage continues to increase reaching 
the region of bipolar operating mode within Quadrant IV. Figure 4.1 shows th 
curved SS (a1a) when the bus voltag reach s 50% positive wing, at the inters ction 
between the natural SS and the target operating trajectory, which corresponds to the 
de bus voltage. It is interesting to uot that the curved SS in Quadrant IV in both 
monopolar and bipolar mode is exactly the same (as described in S ction 4.5.1 and 
4.5.2), 
·2 ·2 ( )2 ( )2 0"1 = ten - 'lcrn + Von - V ccn - Vrn - Vccn 
Therefore, the mixed mode operation is also governed by a 1 in Quadrant IV. The 
only difference b tw en monopolar and bipolar mode in thi Quadrant is that th 
structure u = 0 (refer to Fig. 4.1) is forbidden in the region of bipolar mode. Instead, 
the structure u = -1 (refer to Fig. 4.2) is enforced. As the bus voltage incr as , 
the system continues to operate with a 1 in bipolar mode and transitions to Quadrant 
III. The c nt r of the natural SS ( Vccn) in the first portion of Quadrant III remain 
variable until the monopolar region is rea h d. 
So far , the behavior of the nat ural SS in mixed mode und r swinging bu ha 
been analyzed in a phase plane. While this representation benefits th geometrical 
162 
1 
0.8 
~ 0.6 
-;J 
0.4 
0.2 
0 
-0.2 L.._ _ __,_ __ _.__ __ L__ _ __,_ _ ____J 
16 18 20 22 
1.5 r-----::--.::-=-----r----,-----,------, 
0.5 
-0.5 
-1 (b) 
-1.5 L___--------'------'--------'-----'--------' 
16 18 20 22 
Figure 4.19: Swinging bus operation with 30% voltage variation: a) normalized output 
voltage (von) and b) switching sequence applied to the LC filter. 
163 
interpretation of the system behavior other interesting insights can b deduc d with 
a traditional time domain representation. In order to provide more in ight into th 
system behavior under swinging bus, th following analysis is arried out in the time 
domain. 
The study in th time domain mploys the same cas xample that ha b n 
inv tigat d throughout this section. Since the system pr s nts a r petitive b hav-
ior in steady state operation, a detailed examination of one semicycle i pres ntcd. 
Figure 4.19(a) shows one semicycle of the normalized output voltag of th inv rter 
(Van) that r suits from employing the natural SS. A detailed switching sequen 1s 
pres nted in Figure 4.19(b), which is applied to the output L filter to produc the 
d sired output voltage. The effect of the bus swing in the eff tive area of the pulse is 
remarkable. As can be seen, the traditional concept of PWM is combined with Ampli-
tude Modulation (AM) that results from the swinging bus. In pit of th substantial 
bus variations the natural SS is able to successfully generat a modulation that pro-
duces high quality sinusoidal output. A closer representation of the bus behavior i 
depicted in Fig. 4.20(a). It can be seen that in addition to the 30% bus swing, a high 
frequency ripple occurs in the bus voltage. This effect can b explained with the aid 
of Fig. 4. 20(b) that shows th current in the bus capacitor. The current in the bus 
capacitor is the difference between the constant current inj tion from the de-de con-
vert r and the pulsating current supplied to the inverter. Ev n though the inv rt r 
pulsating urr nt has a large fundamental that is double the output frequency of th 
inverter , th inverter switching frequency is responsible forth high frequency ripple 
(both current and voltage). These two components of the current are to be consid red 
to calculate the lifetime of the bus capacitor bank. When th inverter operates in 
steady state, the net current in the bus is zero, which en ur s a fix d average bus 
voltage. The behavior of the bus during negative s micycle pre nt xactly the same 
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waveform shown in Fig. 4.20(a) and Fig. 4.20(b). Furth r insight and validation f 
mixed operating mode under swinging bus is presented in the following secti n. 
4.10 Design Procedure and Experimental R esults 
Experimental results of a 1.5 kVA inv rter operating at fixed mod rate frequ n y 
are presented in thi · section to validat th performance of th natural SS, illustrat 
the benefits of th normalization t chnique, and demon trate the mix d operating 
mode under fix d and winging bus. First, a imple design proc dure based on th 
normalization t chnique is performed. Th design pecifi ation for the inv rt r 
are shown in Tab! 4.1 with their equivalent normalized quantitie . Th r suit 
obtained from the normalized design pro dure were employ d to build a prototyp . 
Experimental valuation of the inverter included resistiv , non-lin ar high cr st 
factor inductiv , pulsating, and a combination of the previous. Th resistiv load 
was employed to t ·t the system under light medium and full loading condition 
(1.5kW) to study th behavior with monopolar and mixed mode of operation. Th 
non-linear load was evaluated using high crest factor (CF=2.33), which is typical 
in computers and electronics apparatus. In this case, the power rating was redu ed 
to compensate for the poor power factor of the load. The b havior of the control 
schem in th rest of the sine wave was analyzed in thi as . The pulsating lo d 
was tested to v rify th transient op ration with a curr nt st p typ of load. Thi · 
was implem nted u ·ing a full bridge controlled rectifier with an output r sistive load. 
The inductiv loa I as well as a combination of the previous loads was also evaluat d 
to demonstrat th orrect operation of the proposed chem und r lagging output 
current. 
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Table 4.1: Design Specification 
value norm. value 
V0 = 120 v Van. = V0 jVop = 0.707 
vop = 120v2 v Vopn = V0 p/Vop = 1 
Vee = 220 v Veen = Vee/Vop = 1.3 
Po= 1.5 kW 
FL = 60 H z 
4.10.1 Normalized Design Procedure 
By following a criteria based on steady state ripple calculation, the output voltage 
ripple is arbitrarily selected to have a maximum of /}.v0 = ± 1 V (or /}.von = ±0.006). 
Assuming that the voltage ripple takes its maximum when V0 = Vee/2 or D = 0.5 th 
current normalized ripple is calculated by combining (4.23) and (4.24) , 
(4.43) 
yielding /}.icn = ±0.088. 
An important normalized quantity is therefore obtained, 
Fsw 360 
Fswn = Fo 4 tan- l (2 /}.icn/Veen) ( 4.44) 
which establishes the ratio (Fswn = 11.7) between the switching frequency Fsw and the 
filter natural frequency F0 . In order to facilitate the visualization of the results, a mod-
erate switching frequency of Fsw = 3.6kH z is selected resulting in W 0 = 1933 rad/ s. 
Finally, by performing a simple denormalization, the filter parameters are calculated 
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based on the filt r natural frequency and power rating of th inv r t r as follows: 
( 4.45) 
L = Z2 = 5mH . 0 ( 4.46) 
where th hara t ristic impedance of th fil ter is given by, 
( 4.4 7) 
which depend on the power rating of th inv rter yielding Z0 = 9.60. 
ow that the parameter have been defined, the capacitor n rmalized peak current 
can be verifi d by employing, 
WL 
WLn = -, 
Wo 
(4.4 ) 
resulting in WLn = 0.195, which is mar than twice the rippl current 6.icn (4.43) 
(ref r to Fig. 4.3 for details) . 
The pro dure presented above followed a normalized rippl design crit ria. 
It has b en s n that the normalized frequency quantities play a k y role in th 
design of inverters using curved SSs. Nevertheless, other design t chniques based n 
dynamic r gulation/ recovery criteria and load crest factor rit ria are promissing 
topics for fu ture work. 
4.10.2 Experimental Results in Monopolar Mode 
The design d invert r operating in monopola.r mode with the natural S und r light 
loading condition is shown in Fig. 4.21 and Fig. 4.22 for tim domain and phas 
1 
Figure 4.21: Monopolar mode of operation using the natural SS: output voltage (Chl) , 
and switch state (Ch2) under light loading condition. 
plane plots respectively (output voltage versus capacitor current). As predicted by 
the theory, the control strategy is able to successfully produce high quality output 
voltage (1.4% harmonic distortion) even at moderate switching frequencies. A d -
tailed capture of the system operation in Quadrant I is presented in Fig 4.23. It can 
be seen that the pulses are produced in a PWM-like fashion with fixed frequency, in 
accordance with the analysis presented in Section 4. 7. 
Monopolar mode under heavy resistive loading condition (Rt ~ Z0 ) was exp ri-
mentally evaluated and shown in Fig. 4.24. Even though the natural SS in monopolar 
mode takes the correct control decision, distortion in the proximity of the zero volt-
age cross occurs due to a physical limitation in the system (as explained in Section 
4.8). The phase plane presented in Fig. 4.25 provides clear experimental evidence of 
this phenomenon. Note that the damped trajectories cannot closely follow the target 
operating trajectory (ellipse) in the region of zero voltage cross. This effect resulted 
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Figure 4.22: Monopolar mode of operation using the natural SS: output voltage versus 
capacitor current plot under light loading condition. 
Figure 4.23: System operating in Quadrant I with fixed frequency. 
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Figure 4.24: Monopolar mode of operation using the natural SS: output voltage (Ch1) , 
switch state (Ch2), and output current (Ch3) under heavy loading condition. 
in an increase in the output voltage harmonic distortion (2.6% THD compared to 
1.4% THD under light loading condition). As will be seen, mixed operating mode 
using the natural SS successfully overcomes the physical limitation inherent in the 
monopolar mode. 
For the sake of completeness, experimental results in monopolar mode under non-
linear load was evaluated with the following conditions: full-bridge rectifier, load 
series inductance Ls = 950uH, de capacitor bank Gout = 6000uF, and Rtoad = 350 
producing an output current crest factor CF = 2.33, peak current io(peak) = 16.33A, 
and power factor P F = 0. 72. As can be seen in Fig. 4.26, the natural SS successfully 
rejects the non-linear load perturbation by maintaining the switch in on-state around 
the crest region ( u = 1 for positive and u = - 1 for negative semi cycle respectively). 
Under this operating condition, the system presented 2.3% THD (only 0.9% increase 
compared to light loading condition) that is mainly attributed to the physical limit 
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Chl .J' 0.00 
Figure 4.25: Monopolar mode of operation using the natural SS: output voltage versus 
capacitor current plot under heavy loading condition. 
imposed by the filter inductor L and input voltage Vee combined with the high load 
crest factor. Note that when the switch is saturating on the cr st (best possibl 
control action), the transient evolution depends on the parameters of the converter 
only. This denotes the importance of the parameter selection to meet different design 
criteria (i.e. , dynamic regulation, recovery time, steady state ripple, under diff rent 
loading conditions). 
4.10.3 Experimental Results in Mixed Mode 
This section demonstrates through experimental results how the natural SS operat d 
in mixed mode can improve the power quality of full-bridge inverters. The system is 
first evaluated under light loading condition using the same parameters obtained with 
the normalized design procedure. The results are shown in Fig. 4.27 (time domain) 
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Figure 4.26: Monopolar mode of operation using the natural SS: output voltage (Chl), 
switch state (Ch2), and output current (Ch3) under non-linear loading condition. 
and Fig. 4.28 (phase plane), in which the operation in bipolar mode around the zero 
crossing of the output voltage can be observed. Even though the capacitor ripple 
current increases in this region due to the bipolar modulation (noticeable at 3.6kHz), 
a slight reduction of 0.2% THD in mixed mode is obtained ( compar d to monopolar 
mode), yielding 1.2% THD. In addition to this modest improvement, a significant 
enhancement will be seen under full loading condition. 
As anticipated by the analysis presented in Section 4.8, the natural SS in mixed 
mode was able to maintain the harmonic distortion level under full resistive loading 
condition. The harmonic distortion remained at 1.2% reporting a significant reduction 
(1.4%) compared to the 2.6% THD measured in monopolar mode. The resulting 
waveforms are shown in Fig. 4.29 Fig. 4.30, where the likelihood of the full loading 
and light loading (Fig. 4.27 and Fig. 4.28) is remarkable. This clearly highlights the 
advantages of mixed mode over monopolar mode of operation, especially under heavy 
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Figure 4.27: Mixed mode of operation using the natural SS: output voltage (Chl), 
and switch state (Ch2) under light loading condition. 
Figure 4.28: Mixed mode of operation using the natural SS: output voltage versu 
capacitor current plot under light loading condition. 
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Figure 4.29: Mixed mode of operation using the natural SS: output voltage (Ch1) , 
switch state (Ch2) , and output current (Ch3) under heavy loading condition. 
loading conditions. 
Finally, mixed mode using th natural SS under non-lin ar load was evaluated 
with the same conditions as the monopolar mode. The results pr sented in Fig. 4.31, 
confirm that mixed mode behaves in the same way as the monopolar mode und r 
high crest factor non-linear loads, reporting a similar total harmonic distortion (2.2% 
THD). 
It has been demonstrated in this section that the natural SS (both monopolar and 
mixed mode ) not only was able to produce high quality output voltage at moderate 
fixed switching frequency (3.6kHz) but also presented stiff regulation (0.25%) in th 
entire range of operation, from 120.3V with no load to 120 with full load. 
175 
Figure 4.30: Mixed mode of operation using the natural SS: output voltage versus 
capacitor current plot under heavy loading condition. 
Figure 4.31: Mixed mode of operation using the natural SS: output voltage (Ch1) , 
switch state (Ch2) , and output current (Ch3) under non-linear loading condition. 
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4.10.4 Experimental Results in Mixed Mode Under Swinging 
Bus 
In this subsection the experimental results are extended to op ra tion under variabl 
bus and winging bus. The first set of experiments demonstrates the regulation of 
the natural SS when the bus voltage is changed from 170V de to 260V de in steps of 
l OV (41% total variation). The bus voltage is maintained constant for several cycl s 
and the measur ments are made in steady state operation. The results are presented 
in tabular form and classified by cases: 
• Case 1: Maintaining a fixed Vccn value in the control law (despite actual varia-
tions in the bus voltage). This is to demonstrate the robustness of the ontrol 
law (parameter mismatch). The experiments are carried out under light and 
heavy loading condit ions. 
• Case 2: feasuring the bus voltage and using vccn as a variable in the control law 
(following th changes in the bus voltage) . This is to demonstrate improvements 
in the performance of the syst em. The experiments are carri d out under light 
and heavy loading conditions. 
Table 4.2 shows the steady state performance of th system for Case 1 under 
light loading conditions and Table 4.3 under heavy loading condit ions. It can be een 
tha t th regulation is maintained well bellow 1% within 200V t o 250V range and 
remains below 2% under 200V. These result s are outstanding considering that th 
center of the natural SS ( Vccn.) is maintained fixed when the bus voltage is in fact 
changing (refer to Sections 4.5 and 4.9 for details on the swinging bus principle of 
operation). As w 11 , the T HD remains at 1.5% or less in most cases, x ept for the 
low voltages measurements under full load. This slight increase in the THD is caus d 
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Tabl 4.2: Case 1 - Bus variation under light loading conditions 
Bus voltage (Vee ) Output voltage (vo) Regulation % THD 
170 118.0 1.67 1.5 
180 118.5 1.25 1.3 
190 119.0 0.83 1.3 
200 119.7 0.25 1.3 
210 120.1 0.08 1.3 
220 120.3 0.25 1.2 
230 120.6 0.50 1.2 
240 120.7 0.58 1.1 
250 121.0 0.83 1.2 
260 121.4 1.17 1.3 
Tabl 4.3: Case 1 - Bus variation under heavy loading conditions 
Bus voltage (Vee ) Output voltage (vo) Regulation % THD 
170 117.8 1.83 1.6 
180 118.8 1.00 1.9 
190 118.7 1.08 1.5 
200 119.5 0.42 1.3 
210 119.9 0.08 1.4 
220 120.0 0.00 1.2 
230 120.1 0.08 1.1 
240 120.3 0.25 1.0 
250 120.6 0.50 1.1 
260 120.9 0.75 1.3 
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Table 4.4: Case 2 - Bus variation und r light loading conditions (measur d Veen) 
Bus voltage (Vee) Output voltage (vo) R egulation % THD 
170 118.6 1.17 1.2 
180 119.2 0.67 1.1 
190 119.5 0.42 1.1 
200 120.0 0.00 1.2 
210 120.2 0.17 1.3 
220 120.1 0.08 1.2 
230 120.4 0.33 1.7 
240 120.5 0.42 1.3 
250 120.6 0.50 1.3 
260 120.7 0.58 1.6 
by the proximity of the output voltage peak (169. 7V) to the bus voltage, limiting 
the possibilities of a proper output voltage crest synthesis. The switching qu n e 
is lik ly to remain in on-state in the region of the crest. 
The following set of experiments reflects the performance for Case 2, wher the 
bus voltage is measured and included as part of the control law. Table 4.4 shows th 
steady state performance of the inverter under light loading conditions and Table 4.5 
under heavy loading conditions. As a results of incorporating the bus measurement, 
the regulation remains well below 1% within a bus voltage range of 180V to 260V. 
In general, an improvement in the regulation is visible throughout the entire range of 
operation. The THD is also maintained and even improved in some cases. The effe t 
of low bus voltage (close to the output voltage peak) is also noti eabl with a slight 
increase in the THD. As in the previous set of experiments, the switching s qu n 
is likely to remain in on-state in the region of the crest. 
What follows is the experimental validation of the natural SS und r swinging bu · 
operation. The xperiments were carried out under heavy loading condition and the 
bus capacitor was selected to produc 10% voltage swing with constant current injec-
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Table 4.5: Cas 2 - Bus variation under heavy loading conditions (measured Vecn) 
Bus voltage (Vee) Output voltage (vo ) R egulation % THD 
170 118.7 1.08 1.1 
180 119.0 0.83 1.4 
190 119.0 0.83 1.0 
200 120.0 0.00 1.3 
210 120.0 0.00 1.3 
220 120.0 0.00 1.2 
230 119.8 0.17 1.2 
240 119.7 0.25 1.1 
250 120.0 0.00 1.5 
260 120.0 0.00 1.4 
tion from the de-de converter. The effe t of the winging bus in th modulation of the 
pulses is depicted in Fig. 4.32. As can be seen, the switching sequence has an envelop 
that reflects th changes in the bus voltage. Note that in fig 4.32 th oscilloscope seal s 
are 40.0V per division for the de bus voltage (Ch1) and 100.0V p r division for the 
switch state (Ch2). The output voltage of the system that results from this swit hing 
sequence is shown in Fig. 4.33. The measurements in Fig. 4.32 and Fig. 4.33 wer 
taken und r the same operating conditions to illustrate the steady state behavior of 
the bus voltage and the output voltag respectively. As predi ted by the theory, the 
natural SS was able to accommodate the swinging bus effect and successfully produce 
high quality output voltage (1.8% THD) even at moderate switching frequencies. Th 
slight increase in the THD is mainly r lated to limitations in the signal conditioning 
stage (bus voltage measurement circuit) rather than the natural SS. As the s tup 
signal integrity improves, the resulting waveforms approximate more and more those 
of the theoretical analysis. Nevertheless, the control scheme has proven to the robu t 
to noisy signals in general (i.e., capacitor voltage measurement). 
Finally, the system is evaluated under a severe drop in the bus voltage, which 
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Figure 4.32: Swinging bus operation using the natural SS in mixed mode: de bus 
voltage (Chl), and switch state (Ch2). 
Figure 4.33: Swinging bus operation using the natural SS in mixed mode: output 
voltage (Chl), and switch state (Ch2). 
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Figure 4.34: Swinging bus operation using the natural SS in mixed mode: de bus 
voltage (Chl), switch state (Ch2), and output current (Ch3) under heavy resistive 
loading condition. 
is shown in Fig. 4.34. It can be seen that the bus voltage experiences a progressiv 
voltage decrease from 230V (peak bus voltage value) to 160V (end of the oscilloscope 
capture). In spite of this severe transient under full load, the control scheme is able 
to compensate for voltage reduction and continue to supply the load. This result 
highlights the input voltage flexibility of the swinging bus inverter. 
4.11 Summary 
A curved switching surface (SS) referred to as natural SS for inverter control was 
derived in this chapter, showing superior characteristics under fixed and swinging 
bus operation. Both the output voltage and capacitor current were considered as 
varying references leading to a precise control law formulation with enhanced perfor-
mance. The analysis was entirely carried out using a versatile g ometrical method in 
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the normalized time domain, which avoids inaccuracies introduced by simplifi ation 
or assumptions in charge balance methods. The proposed normalization technique 
provided remarkable insight into the behavior of the system, l ading to a pure geomet-
rical treatm nt that is general and applicable to any possibl buck derived inv rter. 
The natural SS was thoroughly investigated in monopolar bipolar mode, and a novel 
mixed mode under fixed and swinging bus operation. It was demonstrated ( analyt-
ically and experimentally) that this new mixed operating mod using the natural 
SS overcomes physical limitations of the inverter around the region of zero voltag 
crossing in monopolar mode. In addition to the enhanced dynamic r spon e fix d 
frequency operation was realized by employing discrete reference events. A trans-
formation from the natural SS to its PWM equivalent was performed revealing th 
duality b tween boundary control using curved SS and the traditional PWM ch m . 
This is a ignificant advancement towards the unification and understanding of tra-
ditional modulation and modulation produced by curved SSs. 
A design procedure in normalized domain was presented and illustrated with a 
1.5kVA design example operating at a moderate switching frequency of 3.6kHz. The 
performance of the natural SS was evaluated experimentally with fixed bus and wing-
ing bus in monopolar and mixed modes, achieving excellent regulation, low THD, and 
fast dynamic response. 
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Chapter 5 
Embedded Monitoring and 
Diagnosis of Fuel Cell systems 
A complet d · ription and analysis f the components r quir d to op rat a FC 
generation system has been presented in th preceding chapter of this work. This 
includ d a numb r of subsystems topologies and control strat gi required to 
operate th pow r conditioning stag of th FC power generation syst m. Yet on 
more critical omponent is requir d to r alize a fully functional system, which ha 
not been addr ·sed by any of the propo ed FC power generations hem s: in-situ F 
monitoring and diagnosis system. 
So far m asur ment instruments that have been used in r s ar h laboratori 
to chara teriz and diagnose FC yst m employ imp dan p ctros opy and 
voltamm try [44, 45]. These precision in truments are costly and bulky as th y 
are m ant to test a wide variety of lectrochemical based syst m . Interesting 
techniques to cvaluat effects such a drying and flooding have b en develop d 
based on the measurement of the cell output impedance [46]. Th se te hniques ar 
derived from Fr quency Response Analy is (FR ) methodology whi h has al o be n 
1 4 
us d extensively to characterize electrochemical systems in general. By using FRA 
technique the impedance of a system can be measured at different frequency values 
within a given spectrum of interest . The instrument injects a small AC perturbation 
signal to t he FC and performs measurements of the voltage and current response [47]. 
This technique allows the characterization of different electrochemical proce ·ses that 
are produced at different t imescales, which are fundamental for proper operation 
of the FC. For example, in a Proton Exchange Membrane Fuel Cell (PEMFC) , 
the high-frequency response depends mainly on the electrode kinetic response, 
while the low-frequency respons can be attributed to water management [48] . By 
computing the real and imaginary components of the impedance, the paramet ers of 
an equivalent electrical circuit of the system can be identified [21] . 
In this chapter, an embedded frequency response analyzer (EFRA) for FC sys-
tems based on a low-cost digital signal processor (DSP) is presented . The proposed 
m asurement system is based on a technique known as lock-in amplification (LIA), 
which allows very accurate and precise ac measurements, even in the presence of high 
noise levels. This is a fundamental r quirement since the FC output voltage contains 
ripple due to the effect of the converter switching frequency and t he auxiliary equip-
ment that are also supplied by the FC. The objective of t his chapter is to develop 
this indispensable instrument with a simple hardware architecture and low power con-
sumption, so it can be easily integrated as part of the FC control system or emb dded 
in the FC power conditioning stage. By doing so, advanced features su h as real-time 
monitoring and diagnosis will be available as part of t he FC power generation ystem. 
The system is capable of measuring automatically t he frequency respon e of the FC 
at different operating points, even when the FC is operating with load. These mea-
surements can be used t o characterize the FC at design stage and to perform on-line 
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monitoring of the FC state during continuous operation. The proposed hardware 
and signal processing technique are described in this chapter including experimental 
results of a 1.2kW PEMFC system. 
5.1 Frequency Response Analysis in Fuel Cells 
Measurement instruments for FC characterization that are commercially available 
[44, 45], mainly focus on electrochemistry techniques such as impedance spectroscopy 
and voltammetry. The main drawbacks of these instruments are lack of flexibility and 
high cost. In addition, such instruments cannot be reprogramm d to perform custom 
automated tests. Furthermore, an electronic load module [75, 76] is also requir d as 
part of the measurement device resulting in a bulky system. As an alternative to 
this commercial apparatus, a measurem nt ystem based on Fast Fourier Transform 
(FFT) has been developed [77] to characterize FC systems. How v r, FFT lacks nois 
immunity and good resolution at low frequencies. 
Frequency Response Analysis (FRA) provides a very useful te hniqu for FC 
charact rization. FRA technique measures the impedance of a system at different 
frequency values within a given spectrum of interest. The instrument injects a small 
AC perturbation signal to the FC and performs measurements of the voltage and 
current response [47]. This technique allows the characterization of different electro-
chemical processes that are produced at different timescales such as electrode kin tic 
response and water management in PEMFC [48). The FRA measurement is used to 
compute the real and imaginary omponents of the FC output impedance, leading to 
an identification of the parameters of the equivalent electrical circuit [21] . Since the 
AC perturbation signal has small amplitude, it can be superimposed on a DC signal 
allowing the measurement of the system at different operating points. The method 
186 
is therefore meant to provide measurements of the FC system (highly non-linear) at 
a quiescent operating point 
This chapter presents a measurement instrument prototype based on a low-cost 
Digital Signal Processor (DSP) . The proposed instrument performs FRA at pro-
grammable operating points, allowing automatic characterization of FCs. In compar-
ison with commercial instruments, low-cost , low-power consumption and small size 
are the main advantages of the proposed system. 
5.2 The Embedded Frequency Response Analyzer 
(EFRA) 
The simplicity of the hardware architecture of the proposed FRA allows it to be 
easily integrated as part of the FC control system or embedded in the FC pow r 
condit ioning stage. Such arrangement allows real-time monitoring and diagnosis of a 
real FC application. The proposed Embedded Frequency Response Analyzer (EFRA) 
is useful in the diagnosis of possible failures or performance evaluation during the FC 
operation. 
Figure 5.1 shows two possible applications of the proposed EFRA. Fig. 5.1 (a) 
shows the EFRA embedded into the power conditioning system. The EFRA algo-
rithms can be implemented in the same processor that cont rols the power conditioning 
stage. In t his application, the EFRA is linked with the FC controller, which regulates 
the FC operating parameters based on the on-line measurements. The EFRA mea-
surements can also alert the power conditioning to prevent system failures. F ig. 5.1(b ) 
shows another application example, where the EFRA is embedded in the FC system 
controller. Here the EFRA measures and regulates automatically the FC variables 
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Figure 5.1: Possible applications of the proposed EFRA: FRA embedded in a) the 
power conditioning system, and b) FC system. 
to ensure proper FC operating conditions. It can also prevent FC damages in case of 
system failur s or incorrect FC utilization. 
5.3 Measurement Technique 
The proposed system uses a measurement technique known as lock-in amplification 
(LIA) [78], which allows v ry accurate and precise AC measurements, even in the 
presence of high noise levels. The LIA uses a reference signal that can be generated 
by the same instrument or can be generated externally. In this work, the referenc 
is generated by the instrument, which is embedded in the FC control system. Th 
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general expression for the internal reference is, 
r (t) = sin(2n f st) (5.1) 
The LIA input signal i(t) is composed of a sinusoidal signal of frequency f add d to 
a generic function that represents noise and t he harmonic distortion, called n(t): 
i(t ) = A sin(2n f st +B) + n(t) (5.2) 
A digital LIA amplifies and digitizes this signal. The DSP software multiplies t he 
input signal by the in-phase and in-quadrature (shifted 90 degrees) components of 
the reference as given by, 
where r p and rq represent the references in-phase and in-quadrature respectively, np 
and n q repr sent the noise functions after the products, and the ith sampling instant 
is represented by t i . 
By filtering the AC components and keeping only the mean value (t he DC signal), 
two signals with the in-phase and in-quadrature components of the input signal are 
obtained as 
x = 2Pp ::::::: A cos(B ) (5.5) 
y = 2Pq::::::: A sin(B) (5.6) 
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Thus, the magnitude and phase of the input signal can be computed as 
M = Jx2 + y2 = A (5.7) 
Ph = tan- 1 ( ~ ) = 8 (5. ) 
where tan- 1(yjx) computes the inverse tangent function of yjx and takes into a count 
the signs of both variables in order to give the correct quadrant. 
5.4 System Implementation 
A prototype of the proposed instrument was implemented using a low-cost fixed-
point DSP (TMS320LF240xA). Since fixed-point DSPs are commonly used in power 
electronics applications, this system can be easily embedded in th FC cont roll r or 
the power conditioning stage. 
5.4 .1 Software and Hardware D escription 
Figure 5.2 shows a conceptual block diagram of the proposed syst em. The DSP g n-
erates a current reference that is composed of a small AC signal superimposed on 
a DC operating 1 oint. This reference signal feeds a clos d-loop current source that 
controls the load of the FC. The current regulator is implemented with an op rational 
amplifier driving a MOSFET working in the active region. Current measurem nt i 
performed u ing a precision sensing resistor. 
Measured signals (current and voltag ) are am plifi d using low-noise and wide 
bandwidth op rat ioual amplifiers. The bandwidth of th signal conditioning must be 
wide enough to avoid phase shifts that may lead to errors in the impe lane mea ure-
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Figur 5.2: onceptual block diagram of the embedded instrument. 
The current and voltage measur ments ar digitized using the DSP on-chip analog-to-
digital converters (ADC) at a sample rate of 50kHz. Each ADC conversion g n rates 
an interrupt that runs the following routines: 
• Current referen e generation: the DSP computes the current reference value 
and ends it to a serial digital-to-analog converter. 
• Lock-in algorithm computation: two identical lock-in algorithms are computed , 
as shown in Fig.5.3. With the curr nt and voltage measurements, the D P 
computes th 1 ctrical impedance at the measured frequency and stores it in 
memory. 
The lock-in block implements the mathematical operations described in th pr v1-
ous section. First, the input signal (voltage or current) is multiplied by the in-phase 
and in-quadratur r ferences. After that, the mean value is obtained by filtering the 
AC components, whi h is proportional to th peak value of the input ignal at the 
reference frequency. 
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Figure 5.3: Lock-in amplification block diagram. 
In order to efficiently filter out the r ference harmonics produced in (5.3) and (5.4), a 
Moving Average Filter (MAF) is employed as a low-pass filter (LPF). This filter per-
forms the average of k periods of the reference signal, where k is an integer number. 
By incrementing the number of averaged periods k, the signal-to-noise ratio (S R) of 
the measurements is also incremented. Figure 5.3 shows a block diagram of two LIA 
including the MAF. The outputs of the LIA are two DC values that correspond to 
the in-phase and in-quadrature values of the input signal. From the measured voltage 
and current, the complex impedance is computed as: 
Z(wo) = R(wo) + jX(wo) (5.9) 
R( ) _ R {V(wo) } _ Vxlx + Vy!y Wo - e - 2 2 
I (w0 ) Ix + !y 
(5.10) 
( 5.11) 
wher Vx , Vy, Ix and !y are the in-phase and in-quadrature components of the 
measured voltage and current, respectively. The instrument takes the imp dance 
measurements at many frequencies (N), configured by the user, in order to obtain 
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(a) 
(b) 
Figure 5.4: DSP board and instrumentation prototype: a) Top view and b) bottom 
v1ew. 
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the frequency response in the required range of frequency. The connection betw en the 
instrument and other equipment is performed through a CAN bus that ensur s robust 
high-speed data transmission under noisy electrical environments [79]. A picture of 
the system prototype is shown in Fig. 5.4. 
5.4.2 Measurement Sequence 
The implemented prototype operates in stand alone mode and performs the measur -
ments automatically. A PC is only used to configure the measurement param ters 
and to download the measurement data through the CAN bus. A screen-shot of t he 
PC software is shown in Fig. 5.5. The procedure required to measur t he frequency 
response of the FC is described as follows: 
1. The user generates a configuration file that stores the measurement parameters. 
These parameters are sent to the DSP through the CAN bus. The measurement 
parameters are shown in Table 5.1. The PC software computes the N frequency 
values distributed logarithmically within the specified frequency range. 
2. The DSP starts the measurement process triggered by an external signal (push 
button, digital input or CAN message). 
• First, the no-load voltage is measured by setting to zero the current refer-
ence. 
• The current reference is set to a fixed DC value and the DC impedanc 
measured. 
• Finally, the DSP starts the N-point fr quency response measurement. Be-
fore measuring each frequency point , the DSP waits a settling time to avoid 
measurement errors due to current and voltage transients. 
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Table 5.1: Definit ion of Measurement Parameters 
I F RA parameters I Meaning 
N Number of freq. points 
fmin Minimum freq. value 
!max Maximum freq. valu 
k Number of cycles per freq. 
Tmin Minimum time per fr q. 
Tmax Maximum time per freq. 
Twait Wait time before each measurem nt 
3. Wh n the EFRA finishes th frequency scan, it stores the measured valu s in 
m mory and waits for a new measurement. The data i stored in memory until 
it is downloaded to the PC through the CA bus. 
5.5 Experimental Results: Fuel Cell Electrical 
Equivalent Circuit 
The performance of the proposed instrument was first evaluat d using a FC equivalent 
circuit implemented with a discrete passive network. The electri al equivalent cir uit 
presented in the introductory chapter (Section 1.1) is shown in Figure 5.6. As dis-
cussed in Section 1.1 , the model accounts for voltage drop or irrever ·ibility produced 
by activation losses, fuel crossover, internal currents, ohmic lo , and mass trans-
port. Even though FCs are highly non-linear systems, a linear 1 trical equivalent 
circuit represents approximately the electrical behavior of FC when operated with 
small signal at a quiescent operating point. For this reason th instrument was first 
evaluated using a known network that matches the FC equivalent electrical model. 
The results using the EFRA for the electrical equivalent circuit in Fig. 5.6 were 
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Figure 5.5: Windows user interface: EFRA programming and download tool. 
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Figure 5.6: Electrical equivalent model of the FC. 
Table 5.2: Circuit Measurement Parameters 
I Circuit par am ter s I V alue 
Ra 1.01 n 
Rohmic 1.00 n 
c 36, 000 ~-tF 
ESR 80 mD 
E S L 50 ~-tH 
F RA par-ameter s V alue 
N 25 point s 
fmin 0.1 H z 
fmax 5kHz 
k 50 cycles 
T min 10 s 
Tmax 20 s 
T wait 1 s 
compared to both the theoretical behavior of t he network as well as the response using 
a Commercial Frequency Response Analyzer (CFRA) [44]. Fig. 5.7 and Fig. 5.8 show 
the frequency response (magnit ude and phase respectively) and Fig. 5.9 th yquist 
impedance diagram for the FC electrical equivalent circuit using the parameters in 
Tabl 5.2. As can be noted in Fig. 5. 7, Fig. 5.8 and Fig. 5.9 the EFRA accurately fits 
the response obtained with the CFRA. Moreover , when t he ESR and ESL values of 
the capacitor are included in the el ctrical quivalent circuit, both analyzers perfectly 
match th theoreti a l frequency respons and impedance diagram. 
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Table 5.3: Measur ment Parameters 
I F RA parameters I value 
N 30 points 
fmin 0.1 H z 
!max 5kHz 
k 50 cycles 
Tmin 10 s 
Tmax 20 s 
T wait 1 s 
5.6 Experimental Results: Proton Exchange 
Membrane Fuel Cell 
The proposed EFRA is used to perform frequency response analysis of a Ballard 
exa 1.2kW PEMFC system [80] operating with a fixed fuel pressure of 1.6 barg and 
variable air flow rate (automatically controlled by the system). The experimental 
measurements consist of extracting a fixed DC current superimposed by a small AC 
signal with variable frequency. The DC current sets the operating point of the FC, and 
the AC signal is used to measure the impedance of the FC at different frequencies. Th 
measured frequency response is used to compute the parameters of the FC equivalent 
circuit. 
The frequency response of the PEMFC at three different operating points was 
performed using the parameters of Table 5.3. Figure 5.10 and Fig. 5.11 show the 
magnitude and phase of the frequency response. Figure 5.12 shows the resulting 
impedance diagram. It can be noted in this plot that the impedance values for low 
frequencies vary significantly at different operating points. 
From the Nyquist impedance plot in Fig. 5.12, the parameters of the FC equivalent 
electrical circuit can be obtained as follows. Since the charge double layer capacitor 
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Tab! 5.4: Equival nt Cir uit Parameter Estimation 
I de I Rohmic I R a 
1.25A 220mD 3335mD 
2A 220mD 2030mD 
3A 220mD 1430mD 
C has large impedance for low frequenci s th low frequency points (0.1 Hz) in the 
Nyquist impedanc plot indicates approximately the sum of Ra and Rohmic· On 
the other hand, C presents very low impedance at high frequencies. Particularly, 
when the imaginary component is equal to zero at high frequencies th impedan e 
diagram indi at s Rohmic valu which is equal for th thre evaluat d op rating 
points. Henc , by evaluating two sp cific frequenci s, the e important param ter 
can be estimated using the EFRA providing a valuable tool for on-lin monitoring, 
diagnosis, and chara terization of FC. Table 5.4 shows the estimated values for th 
evaluated operating points. 
Finally Fig. 5.13 shows the ac components of the output voltage for current of 
different frequencie extracted by the EFRA. It can be not d that th FC output 
voltage contains ripple as well as noise due to the load and the auxiliary equipment, 
which is also supplied by the FC (e.g. air blower and lectronic control board) . 
As the frequ n y of the sinusoidal current extracted by th EFRA increases, the 
signal to noise ratio decreases dramatically (here signal is considered as the ac voltag 
component of the same frequency as the EFRA current). As predict d by th lock-in 
amplification theory, the proposed instrument was able to obtain accurate and preci e 
measurements ev n in the presenc of high noise levels. 
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Figure 5.13: EFRA current extraction waveform (Chl) and PEMFC output voltage 
waveform (Ch2): a) Current extraction frequency below ripple voltage frequen y, b) 
current extraction frequency close to ripple voltage frequency, and c) current extrac-
t ion frequency beyond ripple voltage frequency. 
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5.7 Summary 
A measurement instrument for FC monitoring and characterization based on a low 
co t DSP was presented in this chapter. Due to its simple hardware architecture and 
low power consumption, it can be easily integrated as part of the FC control ystem or 
embedded in th FC power conditioning stage. Such arrangement allows performing 
real-time monitoring and diagnosis of a real FC application. A robust digital lock-in 
amplification technique provides the required accuracy to the measurements under 
noisy electrical environments. Hence, th embedded instrument can be used on-line, 
while a power electronics stage is extracting power from the FC. 
The proposed embedded instrument can be used in the diagnosis of possible fail-
ures or in the evaluation of the FC performance during its operation. As well, the 
proposed instrument allows the equivalent circuit parameters of the FC to be esti-
mated . 
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Chapter 6 
Conclusions 
Stand-alone Fuel Cell (FC) power generation systems present strong interaction 
between the load, the power conditioning stage and the FC stack, making design and 
coordinat d operation a remarkable challenge. Residential power upply building 
power supply and portable power supply are some of the potential applications for 
FC system , comprising high energy tandards in term · of ffi i ncy, low emission , 
and quiet operation. A high-performance FC power conversion system was presented 
in this work covering key aspects such as power quality, pow r xtra tion, syst m 
behavior, efficiency, dynamic response, and monitoring. 
6.1 Concluding Summary and Future Work 
The principle of operation of polymer-electrolyte FC systems (both PEMFC and 
Di\tiFC) was described in Chapter 1. The steady state and dynamic behavior of the e 
pow r sources was discussed in detail. It was seen that the FC provides unregulated 
clc output voltage and a power conditioning stage is required. Two key concepts wer 
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mphasized, namely power availability and power reduction under low frequ ncy 
ripple current, which were analyzed experimentally and explained with the aid of an 
electrical equivalent model of the FC. 
The voltage regulation nature of the polymer- lectrolyt FC was taken into 
consideration to develop a de-de isolated power converter. The full-bridge forward 
converter was preliminary selected as a base topology and studied under t raditional 
har l swit hing phase shift PWM and ZVS operation. Since the FC is a low-voltag 
high-current source, the circulating current in the primary produces very high 
conduction losses due to the MOSFETs RdsoN, resistance of the copper traces and 
transformer windings. This is opposed to traditional high-voltage applications of the 
full-bridge forward converter where low-current is experienced (i .e., telecom pow r 
supplies). For FC systems, it was found that unnecessary conduction losses in the 
primary should be avoided. As well, the turn-on losses associat d with the output 
capacitance (Coss) of the MOSFETs were much lower than that of a traditional 
high input voltage application. Recall that the energy in Coss is a function of the 
square of the input voltage. Therefore, the efficiency gains in op rating under ZVS 
in the MOSFETs are small or negligible. When the output re tifier was examin d 
(high voltage side), it was seen that reverse recovery losses were att nuated due to 
limited di/dt introduced by the auxiliary leakage inductanc in ZVS. However, t he 
exces ·ive transformer ringing in the secondary that is charact ristic of this topology, 
aggravated the overall reverse recovery losses and forced the use of snubbers. 
A modified topology of the full-bridge forward converter was propos d to overcome 
the problems outlined above. The voltage regulation nature of the polymer-
electrolyte FC and the loading conditions from 0 to 100% wer onsider d as part of 
the investigation. Two auxiliary inductors were included in the output rectifi r to 
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reduce reverse r covery losses and transformer ringing. A novel modulation equ n 
to achi v soft switching and minimize unnecessary conduction los es was propos d 
to operate the converter to further improve its efficiency. Comparative efficien y 
measurements were performed using state-of-the-art prototypes to demonstrat that 
the efficiency of the proposed full-bridg modified topology improved by 2% over th 
full-bridge ZVS when operated with a FC power source under any loading condit ion. 
Future work in the area will include aspects of power modularity, paralleling and 
redundancy, control architectur s of multiple converters, as w ll as the d velopm nt 
of a small-signal model for the proposed modified topology. Other po sible appli a-
tions for the propos d topology uch as low-voltage photovoltaic power conv rsion 
will also be investigated. 
The interaction between the various components of the system were ident ified 
and discussed . A strategy referred to as swinging bus was investigated to eliminate 
undesirable low frequency rippl current in the FC. The obj ctiv was to maximiz 
the power extraction while maintaining high power quality. The inve tigation was 
carried out with the aid of a syst m behavioral model that cover d medium to 
low frequency rang of the dynamic system. In this way, the current reflection 
from the inverter load through the de-de converter and the FC were clarified. The 
importance of the de bus voltage charge balance in the swinging bus schem was 
identified as the key mechanism to successfully operate the sy tern and stablish 
the requirement for the inverter input range. The proposed swinging bus schem 
was thoroughly evaluated in time and frequency domain, and a f edback loop using 
discrete-tim signal processing was implemented. Finally the ·ystem steady and 
dynamic operation was investigated using a combination of swinging and stiff bus 
operation . It was s en that t he bus voltage not only had cyclic swings but it also 
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experienced a drop when a sudden load change was applied. When the system 
experienced a large load transient, the bus voltage dropped below the inverter 
nominal operating voltage forcing the system to operate under stiff bus. In thi way, 
a fast recovery in the bus voltage was achieved at the expense of short duration 
ripple current operation. 
Future work will include the analysis of the system under special op rating condition· 
such as, startup, shutdown, standby, sleep mode, overload, hold up time during 
purging, and general protections. 
The inverter power conversion stage was addressed with the objective of pro-
ducing high quality output voltage under demanding operating conditions (wid 
input voltage rang and loading capability). The low frequen y ripple curr nt 
generated by the inverter was absorbed by the de-de power converter to prevent 
power availability reduction in the FC. As a result, the bus capacitor voltage 
varied cyclically with double the inverter output frequency to absorb low frequency 
ripple current, presenting an unprecedented challenge for the control scheme of the 
inverter. In order to comply with stringent standards for transient and steady state 
performance, a control scheme based on curved switching surfaces (SS) was propo ed 
for the inverter. A novel curved SS referred to as natural SS was d rived using 
a versatile geometrical method in the normalized domain, providing r markable 
insight into the behavior of inverter. The natural SS was thoroughly investigated in 
monopolar, bipolar mode, and a novel mixed mode under fixed and swinging bus 
operation showing superior characteristics. The new mixed mode demonstrated the 
ability to overcome physical limitations of the inverter around the region of zero 
voltage crossing in monopolar mode. Duality between boundary control using curv d 
SS and the traditional PWM carrier was revealed using a transformation. This is 
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a significant advancement towards the unification and understanding of traditional 
modulation and modulation produced by curved SSs. 
An ffective normalized design procedure was presented and illustrated with a 
1.5kVA design example operating at a moderate switching frequency of 3.6kHz 
to highlight the benefits of the normalization technique. The performance of th 
natural SS was first evaluated experimentally with fixed bus in monopolar an 1 
mixed mode, report ing 1.4% THD and 1.2% THD respectiv ly under light loading 
condit ion. Despite t he moderate switching frequency, the inverter in mixed mode 
was able to maintain 1.2% THD under heavy resistive loading condition. The r suits 
were extended to variable and swinging bus operabon, achieving excellent regulation, 
low THD, and fast dynamic response. As well, the behavior under high crest factor 
non-linear load also reported excellent performance. 
Future work in this area will include the study of boundary control using curved SS 
for other topologies and application. The normalization and geometrical method will 
be extended to other topologies as well and combined wit h design of controllers in the 
normalized domain. The mixed mode modulation will be used to create new PWM 
carriers to achieve enhanced performance and implemented in digital platforms such 
as DSPs. 
An Embedded Frequency Response Analyzer (EFRA) was proposed to perform 
online monitoring of the FC. The objective of this sub-system was to provid r al-
time measurement of the cell output impedance to predict different electrochemical 
processes produced at different timescales. This information can be used to prevent 
effects such as drying and flooding and to compute the real and imaginary compo-
nents of the cell impedance to fit the parameters of an equivalent electrical circuit. 
The proposed EFRA measurement system was based on a technique known as lock-in 
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amplification (LIA) , which allows very accurate and precise ac m asur ments, ven 
in the presence of high noise levels (i.e. , switching noise and voltage ripple). The 
instrument was impl mented in a low-cost DSP with a simple hardware architecture 
and low power consumption, so it can b asily integrated as part of th FC control 
system or mb dded in the FC power conditioning stage. Such arrangement allows 
performing real-tim monitoring and diagno is of a real FC application. 
Impedance tra k for electrochemical bas d sources is a promising area of research. 
The importance of such methods i comparable to the strategies used to supervise 
the state of charge in systems based on batteries (i.e. , laptop computers, hybrid 
vehicles and UPS syst ms). futur work will include dynami control of FC stacks 
to achieve optimal operating condition using the EFRA. 
FC power generation finds application in a number of stand alone areas: resi-
dential power g neration, building co-g neration (schools, hospitals, and buildings) , 
portable pow r, v hicle auxiliary pow r (i .. , automobile, trucks, ships, etc). In 
residential power generation, the pow r consumption ranges from a few kilowatts 
to tens of kilowatts. In this cas , the loading condition changes depending on the 
time of the day. For example, the system may operate under light or no loading 
conditions during the night and at full loading condition early in the morning. The 
system should therefore be able to operat with high efficiency in th entire pow r 
range, requir ment that has been fulfilled in this work. In residential applications 
the loading condition can sudd nly chang from zero to full power. For this r ason, 
the power g neration system should be able to cope with large load transients whil 
maintaining power quality. This can be achieved by the coordinat d operation of 
the de-de converter and inverter power stages as described in Chapters 2, 3 and 4. 
As well, the typ of load can significantly vary comprising resistiv , non-linear with 
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high crest factor , inductive, and a combination of them. In section 4.10 the proposed 
system was evaluated under all this possibilities with excellent results. 
Building co-generation presents a simpler case scenario. While the overall power 
rating is much higher than in residential (hundreds of kilowatts), the instantaneou 
p rcentage change in loading conditions is not as severe as the residential application. 
That is, the system can reach full loading condition after a large number of small 
loads have been activated sequentially. Such behavior prevents the system from 
entering in large transient operation (explained in S ction 3.5) thus, simplifying th 
task of the system controller. 
Portable power is another potential area of application for the proposed system. For 
portable apparatus that require de voltage the proposed de-de topology would be 
employed, which should be connected directly to supply the load. The transformer 
ratio and the rating of the output rectifier should be modified to match th input 
specifications of the system to be supplied. In the case of ac loads, the full proposed 
system would be employed following the same principle of operation and behavior 
xplained in this work. As well, the possibility of supplying both de and ac load 
can be considered as part of the arrangement. While the ac load is supplied by 
the inverter, the de load can be connected to the de bus or an auxiliary output of 
the de bus. Finally, vehicle auxiliary power supply finds characteristics similar to 
those of the portable power application, which may require combining de and ac loads. 
6.2 Specific Contributions 
Four critical sub-systems which were identified and investigated in this work are sum-
marized below along with the major contributions and outcomes. 
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A) Isolated de-de power converter topology (Chapter 2): This includ d 
an investigation of the existing power converter topologies and the analysis of pow r 
losses and switching stress. As a result of the evaluation , a base topology was e-
lected. A topological modification and switching sequen w r propo ed to achiev 
maximum performanc and high efficiency, taking into consideration the voltage r g-
ulation nature of polymer-electrolyte FCs. 
The major contributions of the work include: modifie I modulation sequen e to 
minimize pow r losses in low-voltage high-curr nt full-bridg forward converters; mod-
ified topology for transformer ringing reduction and minimization of reverse recovery 
losses in the output r ctifier stage. Technical papers des ribing these major contri-
butions are currently under preparation for publication. 
B) Control strategy for low frequency ripple current elimination (Chap-
ter 3): The proposed power conversion scheme was controlled to eliminate ripple 
current reflection on the FC. ovel concepts of constant current extraction in th 
input and swinging bus output voltage of the de-de converter were investigat d at 
the system level. The swinging bus voltage is a result of th combined action of th 
constant current injection from the de-de stage and the low frequency ripple curr nt 
from the inverter. 
The major contributions in this chapter include: swinging bus analysis in time and 
frequency domains· dynamic operation using the system behavioral model; f edback 
loop processing using discrete-time signal processing. The work in this chapter is in 
preparation for publication. 
C) Inverter control strategy for swinging de bus operation (Chapter 
4): As a result of employing a ripple current elimination technique, the invert r in-
put voltage (de-de converter output) swings, creating an unprecedented challenge for 
the control scheme of the inverter. This chapter investigated boundary control using 
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curved switching surfaces (non-lin ar control) as an alternative m thod to ensure high 
power quality under steady and dynamic operation. Th following contributions w r 
made: a novel control law using a curved switching surface; new mixed mode mod-
ulation sch m for single phase inverters; demonstration of duality between curv d 
switching surface · and PWM carrier ; normalized analysis and simplified geometri a! 
representation of buck derived inverters. The following publications cover th non-
linear control scheme for inverters using boundary control, as well as related work n 
normalization technique, curved switching surfaces and modulation schemes. 
• M. Ordonez, J .E. Quaicoe, and M.T. Iqbal, "Advanced Boundary Control of 
Inverters U ·ing the atural Switching Surface: ormaliz d Geometrical D riva-
tion," accepted for publication, IEEE Transactions on Power Electronics, 200 . 
• M. Ordon z, J.E. Quaicoe, and M.T. Iqbal "Advanced Boundary Control of In-
verters Using the Natural Switching Surface: ormalized Geometrical D riva-
tion," in Proc. IEEE Power Electronics Specialist Conference PESC'08, Island 
of Rhodes (Greece), June 2008. 
• M. Ordon z, M.T. Iqbal, and J.E. Quaicoe "Selection of a Curved Swit hing 
Surface for Buck Converters," IEEE Transactions on Power ElectTonics, vol. 
21, Issue 4, pp. 1148-1153, July 2006. 
• M. Ordonez, J .E. Quaicoe, and M.T. Iqbal "Critical Param ters in the Transi nt 
R sponse of Synchronous Buck Conv rters," in Proc. IEEE Power El tronics 
Specialist Conference, PESC'07, Orlando (USA) , June 2007. 
D) Monitoring and Diagnosis of FC systems (Chapter 5): In addition 
to the power conditioning stage, an additional feature was identified to obtain reli-
able operation of the FC power generation system namely, a method to monitor and 
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diagnose the FC system. An embedded frequency response analyzer for on-line mon-
itoring of FCs was proposed to provide a useful diagnostic instrument for possible 
failures or performance evaluation during the operation of the FC. The contributions 
in this chapter include: a method to measure the FC impedance in the pr s n e of 
high noise levels; embedded real-time implementation using a low-cost DSP which 
is also employed to control the power conversion stages. The following publi ations 
resulting from the contributions cover frequency response analysis of FC sy tems, 
lock-in amplification and digital signal processing. 
• M. Ordonez, M.O. Sonnaillon, M.T. Iqbal, J.E. Quaicoe, and F.J. Bonetto ' n 
embedded DSP-based Frequency Response Analyzer for Fuel Cells 1onitoring 
and Characterization," in Proc. IEEE Power Electronics Specialist Conferen , 
PESC'06, Jeju (Korea) pp. 2198-2203, June 2006. 
• M.O. Sonnaillon, R. Urteaga, F.J. Bonetto, and M. Ordonez "Impl mentation 
of a High Frequency Digital Lock-In Amplifier," in Proc. IEEE Canadian Conf. 
on Electrical and Computer Engineering, Saskatoon (Canada) 2005, pp. 1198-
1201. 
In addition to the major contributions described above, related and complemen-
tary investigation of the analysis, modeling, characterization of the FC in steady state 
and dynamic operation in Chapter 1 resulted in the following publications: 
• M. Ordonez, P. Pickup, J.E. Quaicoe, and M.T. Iqbal, "Electrical Dynamic R -
sponse of a Direct Methanol Fuel Cell," IEEE Power Electronics Soc. Newslet-
ter, vol. 19, number 1, 2007. 
• M. Ordonez, M.T. Iqbal, J.E. Quaicoe, and L.M. Lye "Modeling and Opti-
mization of Direct Methanol Fuel Cells Using Statistical Design of Experim nt 
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Methodology," in Proc. IEEE Canadian Conf. on Electrical and Computer 
Engineering, Ottawa (Canada) 2006, pp. 1327-1330. 
• M. Ordonez, M.T. Iqbal, J.E. Quaicoe, and L.M. Lye 'Modeling of Fuel C 11 
Systems Using Design of Experiment Methodology," Newfoundland Electri al 
and Computer Engineering Conference ECEC 05' , St. John's (Canada), 2005. 
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Appendix A 
Power Converter Design 
Considerations 
The pow r coverter presented in section 2.5 allows an input voltag range of 20-60 V 
and a nominal RMS input current of 125 . Ev n though th pow r MOSFETs an 
handle 7.5kW (at 60 and 125A), the maximum output power is limit d by the power 
rating of the tran former and the r tifi r to 2.5kW. The nominal output voltag is 
210 V , which is us d to supply th inv rter power stage. Th minimum switching 
fr quency is 40kHz to keep the transformers out of the saturation region. However, 
the switching fr quency can be incr ascd up to OkH z without signifi ant skin ffe t 
losses. Th maximum switching fr qu nc i · limited by the CUlT nt capability of the 
drivers. As well, the efficiency of th converter is reduced du to switching lo e 
as the switching frequency increases. Th maximum instantan ous p ak current is 
500A which has been accidentally tested by saturating th tran former core. Th 
transform rs t mp rature rise is stimated to b 45°C at maximum pow r. 
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A.l Description of the Power Stage and Drivers 
The circuit schematic for the power stage is depicted in Fig. A.l. Given the high 
current and low voltage levels expected on the input side of the converter the power 
10SFETs have been selected following the crit ria of minimizing the voltage drop 
across the switches and conduction loss s. Each switch comprises five IRFB4110 
HEXFET power MOSFETs in parallel for a combined on resistance RdsON = 0.9mD 
at 25°C. This low level on-resistance ensures very low drop across the MOSFETs and 
low conduction losses (i.e., at lOOA the power losses are 1.8W per MOSFET). Each 
leg is protected by 5 snubber capacitors across the de bus. The bulk capacitor bank 
includes 8 x 680!-lF to absorb part of the high frequency ripple current and extend 
the lifetime of the capacitors, which is a function of the ripple current and operating 
temperature. The full-bridge output rectifi r has 1200V fast recovery diod s to cope 
with the transformer output voltage (800V) when the input voltage is close to 60V. In 
order to prevent the output voltage from exceeding 1200V due to transformer ringing 
(hard switching operation), an RCD voltage clamp is included at the output of the 
rectifier. 
The circuit schematic for the isolated driver is presented in Fig. A.2. Each 
driver is supplied by a small power transformer E25/10/9 with multiple outputs. The 
transformer pulses are supplied by the system auxiliary power supply (not described 
here) with 47% duty cycle and fixed amplitude. A voltage doubler rectifier is employed 
to generate a dual supply with floating ground for each driver. The driver has an 
input connector that is compatible with the 240x family of Texas Instruments DSPs. 
The triggering signals generated by the DSP are enhanced by a pr -driver circuit 
to allow reliable operation of any commercial optocoupler under high dvjdt signals 
on the power sid . This consideration is particularly important for the upper side 
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Figure A.l: Circuit schematic of t he power conver t r prototype. 
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drivers. The lower side drivers are also isolated to reject the noise produced by 
high currents in the power ground. Given the robustness of the power and ignal 
circuits illustrated in the circuit schematic, any discrete or integrated totem pole 
circuit arrangement can be incorporated to meet the peak current requirem nts to 
charge the gate equivalent capacitance of the power MOSFETs. Low inductance 
metal-film resistors are employed for the gate and gate-to-source resistors. The gat -
to-source resistor prevents false triggering when the power stage supply is connect d 
and the drivers are not enabled. The MOSFETS in the circuit sch matic are only for 
the purpose of illustrating the conn ction between the drivers and the power switch s. 
A.2 Layout of the Power Stage and Driver 
The elements contained in the circuit schematic of Fig. A.2 wer strategically orga-
nized in a 6 oz copper clad. The thickness of the printed circuit board (PCB) wa 
selected to maintain the current density within acceptable levels (recall that the input 
current may reach 125A). This concept replaces multilayer PCB designs and ensur s 
low stray inductance in t he track of the PCB. Two main criteria were followed to pro-
duce this industrial grade power converter: components distance minimization and 
symmetrical layout. Figure A.3 shows the bottom layer of the power board wh r th 
low-voltage high-current section (left view) and the high-voltage low-current s ction 
(right view) can be identified. As can be seen, the high-voltage side has significantly 
larger clearances to increase the electrical breakdown voltage between tracks and 
pads. The bottom layer in both low- and high-voltage sides is a solid ground plan 
that helps to create a minimum inductance path for the current. The PCB top layer 
shown in Fig. A.4 is also divided into low- and high-voltage sides. The low-voltag 
area (left view) has three polygon planes for Vee and the transformer input termi-
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Figure A.3: Power converter PCB bottom layer . 
• 
Figure A.4: Power converter PCB top layer. 
nals (inner planes). The pads for the upper power MOSFETs are distributed in the 
boundary of Vee and the transformer terminals (upper and lower side of the board) 
while the low side MOSFETs are placed through the planes for the transformer input 
terminals. As well, space in the center of the board is reserved to snap-in two high 
frequency transformers while minimizing the stray inductance of the connection. The 
high voltage side (right view) features an arrangement which is similar to the low 
voltage side, except that the center of the board includes the filter inductor. 
The driver was constructed in a double sided 1 oz copper clad. The PCB layout 
is depicted in Fig. A.5, showing the top and bottom layers. The PCB design has a 
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Figure A.5: Driver PCB design. 
Figure A.6: Driver prototype. 
number of polygon planes that connects each voltage doubler with the corresponding 
optocoupler gate driver while minimizing stray inductances. As well, the floating 
ground of each driver is connected to the MOSFET sources using a ground plane to 
also minimize parasitics and provide an even gate charge during turn-on and turn-off 
transitions. The gate driver chips are placed as close as possible to the MOSFETs to 
improve the effectiveness and reliability of this critical stage. The final arrangement 
is shown in Fig. A.6 where the proximity of the snubbers and the drivers to the power 
switches can be appreciated. The pins of the power MOSFETs can be identifi d in 
between the snubber capacitors. 
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Appendix B 
Comparative Analysis of Digital 
Filters for DSP Implementation 
Five basic approaches to filter design were investigated, namely, Infinite Impulse Re-
sponse (IIR) Butterworth, Chebyshev, and Elliptic; Finite Impulse Response (FIR) 
windowed, and Moving Averaging Filter (MAF). A comparative analysis was carried 
out using a case example to evaluate their practical achievabl specifications, com-
putational requirements, and time domain response for each case. A discrete cutoff 
frequency We = 0.1049 was selected to achieve fc =60Hz mapping in continuous time 
with a sampling frequency F5 = 3.6kHz. Instead of defining the ripple in the stopband 
and passband, the highest possible order Chebyshev, Butterworth, and Elliptical IIR 
filters were initially calculated. The maximum achievable order in this case was only 
four, which is limited by round off noise of single precision when small coefficients are 
obtained for such a narrow filter. Figures B.l and B.2 show the resulting frequency 
response in linear and logarithm scale respectively. As can be noted, the Chebyshev 
filter has slightly sharper roll-off than Butterworth and Elliptical counterparts at the 
expense of ripple in the passband, producing significant error at de. In this applica-
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Figure B.l: Comparative frequency responses in linear scale of discrete time filters 
with We= 0.1047: Butterworth (4th) , Chebyshev (4th), Elliptic (4th) , windowed FIR 
(120-point) , and MAF (60-point). 
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Figure B.2: Comparative frequency responses in dB of discrete time filters with We = 
0.1049: Butterworth (4th), Chebyshev (4th), Elliptic (4th), windowed FIR (120-point) , 
and MAF ( 60-point). 
tion, the accuracy of de is important to obtain an accurate measurement of the bus 
de component. As well, the Elliptical filter also contains ripple in smaller degree that 
cannot be seen in the plot. On the other hand, Butterworth features a fiat response 
with comparable roll-off. It is the preferred IIR choice for this application. Never-
theless, roll-off is not a key requirement so the other options need to be carefully 
examined and compared to IIR. 
A Hamming-window based FIR filter with similar roll-off and M = 120 was calcu-
lated, which is also illustrated in Fig. B.1 and Fig. B.2. The stopband attenuation is 
comparable to IIR; however, the kernel length is noticeably long and requires signif-
icant computing time. Even though FIR is the only option that provides flexibility 
to achieve enhanced performance with a single filter (i.e., through Kaiser method) , 
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the required processing power to perform real- t ime filtering mak s it impracticable. 
Finally, a 60-point MAF, was evaluated displaying overall limited performance in the 
frequen y domain with softer roll-off t ransit ion and large stopband lobes. However, 
MAF provides the following three key desirable features t hat mak it the most suitable 
filter for the studied application: 1) The practical implem ntation is traightforward 
and very efficient . Only additions and shifts operations are required; 2) T he filter is 
error-free at de, reproducing accurately the bus voltage de component; 3) The at tenu-
ation band contains pull-down notching effect (discrete zeros) at 60Hz and multiples. 
This could effectively eliminate the spectral components described in section 1.3.2. of 
the bus voltage under linear , pulsating, and non-linear load. Since no other compo-
nents rather than 120Hz and harmonics are expect ed, t he . lective notching of MAF 
successfully complies with the objective of the filter. 
Since the characteristic of the feedback loop filter forms par t of the gain loop, the 
filter phase behavior is a critical consideration to maintain proper phase margin in 
the overall compensation scheme. In order to confirm the suitabili ty of MAF, a 
comparative graphical representation of the phase behaviors is presented in Fig. B.3. 
The plot in linear scale illustrates the intricate non-linear progression of IIR filter , 
and lin ar phase evolution in FIR and MAF. Of most critical importance is how fast 
the phases arrive to - 7f (or - 180o) . Clearly and unlike IIR and FIR, MAF provides 
the largest frequency intersection with - ?r . This important consideration provid s 
advantageous phase margin in t he loop gain compensation scheme. 
Finally, the t ime domain behavior of the filters is examined to find out the settling 
t ime required to produce a final result. For this purpose, the step responses for the 
five analyzed cases are shown in Fig. B.4. Clearly, the settling t im of the MAF 
(straight line) is well below the other filters, with the FIR being t he worse case. 
It can be concluded that the MAF is an excellent option to perform a fast real-time 
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filtering of the undesired components, and to provide additional phase margin without 
compromising the accuracy of the de component measurement. 
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